Department of Computer Science

A Detailed Analysis on the Manifestations of Faults in Single and Double BJT BiCMOS Logic Gates

Sankaran M. Menon, Anura P. Jayasumana, Yashwant K. Malaiya

Technical Report CS-93-122

September 20, 1993

Colorado State University

A Detailed Analysis on the Manifestations of Faults in Single and Double BJT BCMDS Logic Gates*

Sankaran M. Menon Anura P. Jayasumana Yashwant K. Malaiya † Dept. of Electrical Engineering, † Dept. of Computer Science Colorado State University

Ft. Collins, CO 80523

Abstract

Combining the inherent advantages of Bipdar and CMOS, BOMS is energing as a major technology for high speed, high performance, digital and nixed signal applications. Logic Behavior of Single and Double BIT BOMS devices under transistor level shorts and opens is examined. In addition to sequential behavior, some sturk-OPEN faults exhibit delay faults. While most sturk-ON faults can be detected by logic level testing, some of them can only be detected by mittoring the power supply current (I DDQ mittoring). A sturk-OPEN fault maifesting as enhanced dynatic I DD current is shown in dubble BITBOMS devices. The faulty behavior of Single and Bothle BITBOMS MAND and NR, CMOS NAND and NR TEL NAND and NR are presented. The faulty behavior of Bipdar (TE) and CMOS logic families is compared with BOMS.

Testability of both Single and Bothle BITBOMS devices are discussed.

^{*}This research was supported by a SDIO/IST funded project monitored by ONR.

1 Introduction

BiCMOS technology, which combines the advantages of CMOS and bipolar, is energing as a najor technology for namy high performance digital and mixed signal applications. The nain advantages of CMOS technology over bipolar are lower power dissipation and higher packing density. Bipolar technology offers better output current drive, switching speed, I/O speed and analog capability. Combining the advantages of bipolar and CMOS, BiCMOS offers the following advantages [1] improved speed over CMOS, lower power dissipation compared to bipolar, flexibility in I/O (TTL, ECL, CMOS compatibility), high performance analog capability and latch up immunity. Compared to the CMOS counterparts, BiCMOS circuits can be faster by a factor of upto two for the same level of technology. Access times of less than 10nS have been reported for 0.8 μmBiCMOS ECL input/output 256K and 1M-bit SRAMs [2]. 100K gate arrays operating at 100MHz clock rates have also been reportled βΣCMOS is even being considered for high performance microprocessors and dynamic RAMs, and it is felt that it will be one of the main technologies to drive almost all functions in the decade ahead [3].

Most of the defects and failures in present day integrated circuits can be abstracted to shorts and opens in the interconnects and degradation of devices. [Transistor level shorts and opens model many of the physical failures and defects in ICs] [.5 A study by Gailiay] [6] on 4-bit MOS microprocessor chips revealed that many of the faults were shorts and opens at the transistor level. Analysis of faults in elementary static storage elements suggest that transistor level testing provides a higher coverage of faults compared to that at the gate level [7]. Thus, it is necessary to study the effects of failures at the transistor level and develop accurate fault models at this level. [5]

The major fault models at transistor level are stuck-at faults, and shorts and opens of transistors and interconnects [81t has been shown [910, 11, 12, 13] that the stuck-at model does not cover many of the manufacturing defects in BCMOS devices and that most open faults manifest themselves as delay faults. Analysis on the effects of bridging faults in BCMOS is given in [14, 15]. A merged BCMOS circuit configuration to improve BCMOS gate performance at lows upply voltage is presented in [16Reference []13presents testability analysis and fault modeling of BCMOS circuits in which the behavior of BCMOS under faults is compared with CMOS. The most common type of BCMOS circuits employ bipolar transistors to perform the function of driving output loads and CMOS to perform logic functions. In this paper, we briefly review the operation of a single BJT (S-BJT) and double BJT (D-BJT) BCMOS NAND device. Since BCMOS technology combines the advantages of both CMOS and bipolar, we compare the faulty behavior of BCMOS with CMOS and bipolar (TTL). A

Figure 1: An S-BJT B CMOS NAND.

stuck-open fault manifesting in enhanced dynamic J_D is presented which can be detected using I_{DDQ} monitoring. Testability aspects of BCMOS devices are also presented.

This paper is organized as follows. The operation of basic S-BJT and D-BJT BCMOS NAND devices are described in section 2. Section 3 deals with delay measurements. Sections 4 and 5 deal with the analysis of physical failures in S-BJT and D-BJT BCMOS devices respectively, where the logic behavior of BiCMOS devices in both the configurations are examined under different faults. Analysis of physical failures in BiCMOS NOR, CMOS (NAND & NOR) and TTL (NAND & NOR) devices are presented in section 6. Comparison of the three logic families (TTL, CMOS and BiCMOS) are done in section 7. Section 8 deals with testability of BiCMOS devices. Finally, conclusions drawn from the study are given in section 9.

2 BiCMOS Devices

Bi CMOS circuits employ one or two Bi polar Junction Transistors (BJTs) to perform the function of driving output loads and CMOS to perform logic functions. In this section, the operation of S-BJT and D-BJT NAND devices and its logic levels are presented.

2.1 S-BJT BiCMOS device

A Single BJT BICMOS NAND realization is shown in Figure 1. The functioning of the BICMOS NAND can be explained by first applying logic '0' to one or both of the inputs which would cause at least one P-device to be ON and at least one N-device in each serial

Figure 2: A general S-BJT B CMOS device

N-pairs to be OFF. With the P-devices $_1(P_{1})$ ON, the base of the bipolar NPN transistor would be about 5V supplying base current and turning ON the bipolar transistor (Q_1) providing logic '1' at the output. With either of the inputs being at logic '0' and the other input at logic '1' would still cause either of the parallel connected P-devices to be ON and either of the series connected N-devices to be OFF. This would still supply base current to the bipolar transistor causing logic '1' at the output. With both the inputs at logic '1', the P-devices (P_1) would be turned OFF, and the N-devices N_1 , N_2 , N_3 and N_4 would be turned ON causing a conduction path fromoutput node to ground. This will cause the output to be a logic '0'. Thus the circuit realizes the NAND function. Block diagrams a general S-BJT B CMOS device is shown in Figure 2. An S-BJT B CMOS gate consists of CMOS p- and n-parts to performlogic function, and a BJT and a pull-down n-part for driving the output node.

S-BJT Bi CMOS devices do not have the full V_{DD} to Ground logic swing of CMOS devices. The output High voltage (V_H) is limited to $V_D - V_{BE(Q1)}$. However, output Lowvoltage (V_L) is ≈ 0 V. The DC Voltage transfer characteristics shown in Figure 3 of a Bi CMOS inverter was examined to determine the logic levels []1.2 V_{Lmax} and V_{IHmin} were determined to be 1.5V and 1.9V respectively, by finding the $V_{IM} = -1$ points [1,718] on the voltage characteristics. It can be seen from Figure 3 that V_{IHmax} is 4.4V $(V_D - V_{BE(Q1)})$ and V_{OLmin} is ≈ 0 V. The logic levels for Bi CMOS are 0 to 1.5V for logic level '0' and 1.9V to 4.4V for logic level. '1' [12 Any voltage between 1.5V and 1.9V is considered indeterminate. The device characteristics given for Fujitsu Bi CMOS gate array devices []12 re $V_{Hmin} = 2$ V, $V_{OHmin} = 2$.4V, $V_{Lmax} = 0$.8V

Figure 4: DC Voltage transfer characteristics of a CMOS Inverter.

Figure 5: A D-BJT Bi CMOS NAND.

and $V_{OLma\ x}$ =0.5V. The DC Voltage transfer characteristics of a CMOS inverter is shown in Figure 4, for comparison. $IV_{ma\ x}$ and V_{IHmin} for a CMOS inverter were determined to be 2.4V and 2.9V respectively. CMOS devices exhibit rail-to-rail logic swing resulting $IV_{IHmga}I_{x}$ of \approx 5V and IV_{OLmin} of \approx 0V.

2.2 D-BJT BiCMOS device

A Double BJT B CMOS NAND realization is shown in Figure 5. The functioning of the B CMOS NAND can be explained by first applying logic '0' to one or both of the inputs which would cause at least one P-device to be CN and at least one N-device in each serial N-pairs being CFF, no current is supplied to the base of ${}_{2}Q$ esulting in transistor ${}_{2}Q$ eing CFF. With the P-devices (${}_{1}P$ and/or ${}_{2}P$) ON, the base of the bipolar NPN (${}_{2}Q$ transistor would be about 5V supplying base current and turning ON the bipolar transistor ${}_{1}Q$ providing logic '1' at the output. Either of the inputs being at logic '0' and the other input at logic '1' would still cause either of the parallel connected P-devices to be ON and either of the series connected N-devices to be OFF. This would still supply base current to the bipolar transistora Qsing logic '1' at the output. With both the inputs at logic '1', the P-device and ${}_{1}P_{2}$ would be turned OFF, and the N-devices ${}_{1}P_{2}$, ${}_{2}P_{3}$, ${}_{3}P_{4}$ and ${}_{4}P_{4}$ would be turned ON, supplying base current to ${}_{2}P_{4}$ which discharges the load. Transiston And ${}_{2}P_{4}$ draw current from the base of ${}_{2}P_{4}$ thus

Figure 6: A general D-BJT BiCMOS device.

rapidly turning this device OFF. This will cause the output to be a logic '0'. Thus the circuit realizes the NAND function. It may be noted that during output High to Low transition, transistor Nturns OFF as a result of transistors and N_2 discharging Q base, causing the gate of N_3 to be low [20], this results in all the current throughand N_4 to be provided as base current to transistor Q During output Low to High transition, transister on Q to discharge the base of Q quickly to speed up the transition. It may also be noted that the static power consumption of the circuit is negligible neglecting reverse biased leakage currents. Block diagram of a general D-BJT BCMOS device is shown in Figure 6. A D-BJT BCMOS gate consists of CMOS p- and n-parts to perform logic function, and two output BJTs for driving the output node.

D-BJT Bi CMOS devices do not have the full V_{DD} to Ground logic swing of CMOS devices. The output High voltage (V_{DH}) is limited to V_{D} - $V_{BE(Q1)}$ and output Lowvoltage (V_{OL}) is limited to $Gnd+V_{E(Q2)}$. The DC Voltage transfer characteristics shown in Figure 7 of a D-BJT Bi CMOS inverter was examined to determine the logic levels []2 V_{Lma} and V_{IHmin} were determined to be 2.2V and 2.7V respectively, by finding the V_{A} - $V_{$

Figure 7: DC Voltage transfer characteristics of an D-BJT B CMOS Inverter.

devices [19] are $V_{Hmin}=2V$, $V_{OHmin}=2.4V$, $V_{Lma}=0.8V$ and $V_{OLma}=0.5V$. The DCVoltage transfer characteristics of a CMOS inverter is shown in Figure 4, for comparisonal Vihimin were determined to be 2.4V and 2.9V respectively. CMOS devices exhibit rail-to-rail logic swing resulting in V_{Ima} of $\approx 5V$ and V_{OLmin} of $\approx 0V$.

3 Delay Measurements in Bi CMOS Devices

In FCMOS (Fully CMOS) circuits, gate delay $t_H(t_{HL})$ is normally defined as the delay from the time input to a gate crosses 0.5% to the time when the falling (rising) output crosses 0.5% [21]. Since the switching threshold in the voltage transfer characteristics of a CMOS inverter is approximatel $\frac{V_{DD}}{V_2}$, this definition is fairly valid. However, in BCMOS devices, the switching threshold need not be very close $\frac{V_{DD}}{V_2}$ as seen in the voltage characteristics of S-BJT BCMOS devices [12]. Hence, the voltage characteristics need to be carefully analyzed to determine the switching threshold for the purpose of delay measurements.

Switching threshold is determined by plotting $\pm V_{in}$ and identifying the intersection of this line on the voltage characteristics. [22 he switching threshold for the gates used in this study is determined from the DC voltage transfer characteristics to be 1.9V for S-BJT BCMOS, 2.5V for D-BJT BCMOS and 2.65V for CMOS [12].

If delay measurement for BiCMOS devices is done similar to that for CMOS devices, i.e., from the time input to a gate crosses $0.5W_D$ to the time when the falling (rising) output crosses $0.5W_D$. For falling outputs, the output logic level cannot be termed as '0' logic level at $0.5W_D$. This is because 2.5V is considered as logic '1' level for S-BJT BiCMOS devices

[12]. Under delay faults if the output level remains very close to 2.5V, the logic level has not crossed the switching threshold and cannot be termed as delay fault. Now, if $\partial_D 5 d$ ánnot be used as the point for delay measurement, a question arises as to which point is to be used for delay measurement.

For determining logic levels ILM_{ax} and V_{IHmin} were obtained by finding the $\frac{dV_{out}}{dV_{in}} = -1$ points. The switching threshold of the device has to be in between $I_{in}M_{ax}$ and V_{IHmin} and this has to be determined by finding the intersection of $I_{in}M_{in}$ on the voltage transfer characteristics.

Some delay faults in BiCMOS devices do not necessarily cross the logic threshold as shown later in sections 4.2 and 5.2, depending on fan-out, pulse-width etc., and such faults cannot be termed as delay faults. They can be termed as stuck-at faults for all practical purposes, as logic monitoring exhibits stuck-at behavior. Even though some High to Low transition delay faults result in the output level reaching Undefined level, which could cause the gate connected to the output of this device to get switched as soon as the logic level reaches the switching threshold. Hence, it is more accurate to perform delay measurements from the level at which switching takes place (switching threshold). In this study, we perform delay measurements between switching thresholds which for S-BJT BiCMOS is determined to be 1.9V and for D-BJT BiCMOS is determined to be 2.5V.

4 Analysis of Physical Failures in S-BJT Bi CMOS Devices

In this section, the response of the S-BJT B CMOS NAND is evaluated for hard failures of the bipolar and MOS transistors. Possible failures considered are stuck-ONs, and stuck-OPENs of transistors. The output of the B CMOS gate is examined by simulating one failure at a time for all possible stuck-ON and stuck-OPEN failures of all the transistors. Stuck-ON faults and stuck-OPEN faults were simulated by turning ON and turning OFF the corresponding transistors. Open (OP) in bipolar transistor terminals (emitter, base & collector) were simulated by connecting a resistance of $R>1M\Omega$ in series with the respective node and short (SH) were simulated by connecting a hard short of $R<0.01\Omega$ between the respective terminals. The B C-MOS gate outputs obtained analytically have been compared with SPICE simulation outputs to ensure correctness.

The fault-free and faulty behavior (Stuck-ON and Short faults) of BiCMOS NAND are summarized in Table 1 and Stuck-OPEN faults are summarized in Table 2. The length and width of pMOS (L_p, W_p) and nMOS (L_n, W_n) transistors used for BiCMOS devices in this study are ($L=1.5\mu m, W_p=30\mu m, L_n=1.5\mu m, W_n=26\mu m$) similar to the values used in [.9]

Figure 8: S-BJT B CMOS NAND with CMOS inverter load and driver

Simultaneous current monitoring was performed during SPICE simulation and the observed I_{DDQ} values are listed in the Tables along with the output logic levels. In Tables 1 and 2, the subscript represents the transistor number for the BiCMOS circuit shown in Figure 1 and superscript represents the type of hard failure under consideration where ON indicates stuck-ON failure and OP indicates stuck-OPEN failure. For example $_{1}^{ON}$ indicates transistor $_{1}^{ON}$ stuck-ON, N_{1}^{OP} indicates transistor $_{1}^{ON}$ Number of the BiCMOS circuit shown in Figure 1 and superscript represents the type of hard failure under consideration where ON indicates stuck-ON failure and OP indicates stuck-OPEN failure. For example $_{1}^{ON}$ indicates transistor $_{1}^{ON}$ open and $_{1}^{ON}$ indicates transistor collector to emitter short.

In order to make the analysis a true representative of circuit conditions, CMOS inverters were used to drive the Bi CMOS device and CMOS inverters were used as loads to the Bi CMOS device as shown in Figure 8. The dimensions of pMOS and nMOS transistors used as CMOS driver devices in this study are $p(=15\mu m, W_p=60\mu m)$ and $(L_n=5\mu m, W_n=20\mu m)$ respectively. The sizes for the CMOS load devices used are $(p=15\mu m, W_p=40\mu m)$ and $(L_n=5\mu m, W_n=15\mu m)$. To study the effects of output fan-out on Bi CMOS devices, analysis was conducted with one CMOS load alone and also with an RC (Resistor Capacitor) load along with a CMOS load as shown in Figure 8. R=100 Ω and C=1pF were chosen for this study and RC load referred to henceforth in this paper refers to the above values.

4.1 Stuck-ON faults in S-BJT BiCMOS NAND

Stuck-ON faults in S-BJT Bi CMOS NAND generally result in a fault-free logic level, faulty logic level or indeterminate logic level. However, in all the cases, it results in embanced I

Referring to the S-BJT B CMOS NAND shown in Figure 1, for the physical failup P the device behaves similar to fault-free gate for all input vectors except for input vector '11'. Input vector '11' causes all the N-devices to be ON providing a conduction path from V to V_{SS} (Gnd), resulting in enhanced D_Q . The current drawn by the device with this vector for the fault under consideration is ≈ 2 mA instead of the normal ≈ 0.2 μ A. Current testing technique can be employed to detect this fault. A similar result is observed for transpistor P

stuck-ON fault (P^N) . SPICE simulation indicates the output voltage level to be ≈ 1.16 V, which is logic '0' level for S-BJT B CMOS devices indicated as '0' in Table 1.

Transistor Nstuck-ON fault results in enhanced D_Q for input vector '01'. SPICE simulation indicates output voltage to be $\approx 2.42 \,\mathrm{V}$, which is logic '1' level for S-BJT BCMOS devices. Similarly, enhanced D_Q is observed for transistor Muck-ON fault with input vector '10'. SPICE simulation indicates the output voltage level to be $\approx 1.7 \,\mathrm{V}$, which is an indeterminate (I) voltage level for BCMOS devices. At a first glance, one would expect the output voltage level to be the same for P_Q and P_Q . On careful analysis, it can be seen that the channel resistance will be different due to the non-linear characteristics of the nMOS transistor for the individual stuck-ON failuque Mand P_Q , leading to the different output voltage levels.

Stuck-ON failures of transistors and N_4 would result in enhanced D_{DQ} for input vectors 01 & 10 respectively. However, the fault-free and faulty output is logic '1' for input vectors 01, 10 and 11. Since fault-free and faulty logic level is the same, current testing alone can detect the failures. Transist Q_{bc}^HQ and Q_{1bc}^{SH} shorts also result in enhance D_{DQ} and cause a faulty output logic level '1' for input vector 11. Transist or Q_{DQ}^HQ and faults for output Low to High transitions as the base to emitter junction does not get forward biased and hence the transistor does not get turned ON. The Low to High transition Delay observed for transistor Q_{DQ}^HQ short with RC output load is 2.08ns compared to the fault-free delay of 0.90ns.

Current testing can be very effective for testing failures which result in elementehm a normal $\approx 0.2 \mu \text{A}$ to enhanced $\approx 2 \text{mA}$, an increase by a factor of ≈ 10 . Conventional logic testing cannot be used to detect stuck-ON failure which its indeterminate output. However, current testing can detect the above stuck-ON failures. Since stuck-ON failures P^N , P^{ON}_1 , P^{ON}_1 , P^{ON}_3 and P^{ON}_4 provide same logic level for faulty as well as fault-free operations, current testing alone can detect the failures. Conventional logic testing can detect the failures P^N and P^{ON}_4 as the logic output is different for fault-free and faulty operations, however, current testing would detect this failure node. Delay fault caused by transistor P^N_4 can be detected by delay test.

4.2 Stuck-OPEN faults in S-BJT BiCMOS NAND

Stuck-OPEN faults in S-BJT BiCMOS NAND result in either sequential behavior or delay faults.

Two faults in the S-BJT BICMOS NAND exhibit sequential behavior (Q, similar to the behavior seen in CMOS circuits. Presence of the faults Puck-OPEN would result in

Table 1: Behavior of S-BJT BICMOS NAND with Stuck-ON and Short faults between terminals for all transistors.

	S	ngle B	TBO	B IMNDS	tuk-0	Vand Sm	nt resul	lts						
In most	f f	P_1^{ON}	DON	N_1^{ON}	MON	N_3^{ON}	N_4^{ON}	DSH	P_{1GD}^{SH}	DSH	DSH	DSH	DSH	NSH
Input	ff	_	P_2^{ON}					P_{1GS}^{SH}		P_{1DS}^{SH}	P_{2GS}^{SH}	P_{2GD}^{SH}	P_{2DS}^{SH}	
АВ	Χi													
0 0	1 n	1 n	1 n	1 n	1 n	1 n	1 n	1 a	1 a	1 n	1 a	1 a	1 n	1 n
0 1	1 n	1 n	1 n	1 a	1 n	1 a	1 n	1 n	1 n	1 n	0 a	0 a	1 n	1 n
1 0	1 n	1 n	1 n	1 n	I^* a	1 n	1 a	0 a	0 a	1 n	1 n	1 n	1 n	1 n
1 1	0 n	0 a	0 a	0 n	0 n	0 n	0 n	0 n	I^* a	1 a	0 n	1 a	1 a	1 a
Input	N_{1GD}^{SH}	N_{1DS}^{SH}	N_{2GS}^{SH}	N_{2GD}^{SH}	N_{2DS}^{SH}	N_{3GS}^{SH}	N_{3GD}^{SH}	N_{3DS}^{SH}	N_{4GS}^{SH}	N_{4GD}^{SH}	N_{4DS}^{SH}	Q_{1ce}^{SH}	Q_{1bc}^{SH}	Q_{1be}^{SH}
АВ	Хi	Χi	Χi	Хi	Χi	Χi	Хi							
0.0	1 a	1 n	1 n	1 n	1 n	1 n	1 a	1 n	1 n	1 n	1 n	1 n	1 n	D_{0-1} n
0 1	0 a	1 a	1 a	1 a	1 n	1 n	1 a	1 a	1 a	1 a	1 n	1 n	1 n	D_{0-1} n
1 0	1 n	1 n	1 n	I^* a	0 a	1 n	1 n	1 n	1 n	1 a	1 a	1 n		D_{0-1} n
1 1	1 a	0 n	1 a	1 a	0 n	1 a	1 a	0 n	1 a	1 a	0 n	1 a	1 a	0 n

X = Output, $i = Current drawn by the device, <math>Q^n = Previous State$,

ON = Stuck-ON, SH = Short, (G, S, D = Gate, Source, Drain),

 $ff = \text{fault free}, I^* = \text{Indeterminate} (1.5-2.0 \text{Volts}), (e, b, c = \text{emitter}, \text{base}, \text{collector}),$

n (Normal Current) = 2e-7 A, a (Abnormal Current) > 2.00e-3 A,

 D_{0-1} = Low to High transition delay, D_{1-0} = High to Low transition delay,

fault-free behavior for all input vectors except for input vector '10' which causes the previous state to be retained resulting in sequential behavior. Similar sequential behavior is observed for P_2 stuck-open with input vector '01'. Two pattern tests can be applied to detect these stuck-open failures. Summary of the behavior of S-BJT BCMOS NAND with Stuck-OPEN faults for all transistors is given in Table 2.

s-OPEN failures of transistors and N_2 exhibit unique delay faults. A first glance would lead one to expect that with input vectors 11, the output parasitic capacitance would be discharged by turning ON of transistors ${}_3N$ and N_4 . However, due to the open fault of transistor ${}_4N$ or N_2 under consideration, the vectors 00, 01 or 10 would charge up the parasitic capacitors at the base as well as the emitter nodes of the bipolar transistors. With the application of input vector 11, the series path of and N_4 will be turned ON but the series path of Nand N_2 will not be turned on due to the fault. This will cause transistor Q to remain ON for sometime because of the charge stored at the base of the bipolar transistor. Transistor Q would be discharged slowly through the ON resistance of ${}_3N$ and N_4 alone causing delay in the output response. The slowto fall delay fault is shown in Figure 9a, b & c. This type of fault has been observed in [Por a different implementation of a BiCMOS NAND.

Figures 9a & b showthe response of the BICMOS NAND to N_1^{OP} failure with one CMOS load and with RC load respectively. Figure 9a shows the response of BICMOS NAND to N_1^{OP} with only one CMOS load connected to the BICMOS output. The inputs shown in this figure are the inputs applied to the BICMOS NAND and the input pulse width $f(t_0)$ is 10ns wide. The response of the BICMOS NAND with $f(t_0)$ fault with input $f(t_0)$ as shows slow to fall delay $f(t_0)$ of 7. 2ns instead of the normal propagation delay $f(t_0)$ of 0. 6ns. Response of BICMOS output with RC load shown in Figure 9b causes High to Low transition delay for both fault-free and $f(t_0)$ response, due to higher fan-out. Here, the output level barely reaches the logic '0' level. It should be noticed that if the clock period is small, the voltage at the output will be in the indeterminate range or will not drop below valid '1' range. The response of the BICMOS NAND with $f(t_0)$ fault with $f(t_0)$ and with RC load shows slow to fall delay $f(t_0)$ of 7. 9ns instead of the normal propagation delay $f(t_0)$ of 1.835ns. Figure 9c shows the response with input $f(t_0)$ where the faulty output does not have time enough to go below logic '1' range. The response of the fault-free BICMOS NAND with input $f(t_0)$ are propagation delay of 1.835ns.

For the s-OPEN failures of transistors and N_4 with input vector 11, there is no conduction path for the charge stored in the output parasitic capacitances to be discharged. With the input vector of 11, transistors and N_2 turn ON and results in a voltage close to 0V at the base of the bipolar transistor. If the input vector applied prior to the input vector 11 was

Table 2: Behavior of S-BJT BICMOS NAND with Stuck-OPEN faults for all transistors.

)results					
		P_1^{OP}	P_2^{OP}	N_1^{OP}	N_2^{OP}	N_3^{OP}	N_4^{OP}			
Input	ff	P_{1SGD}^{OP}	P_{2SGD}^{OP}	N_{1SGD}^{OP}	N_{2SGD}^{OP}	N_{3SGD}^{OP}	N_{4SGD}^{OP}	Q_{1e}^{OP}	Q_{1b}^{OP}	Q_{1c}^{OP}
АВ	Χ	X	X	Χ	X	Χ	X	X	X	X
0.0	1	1	1	1	1	1	1	R	R	D_{0-1}
0 1	1	1	Q^n	1	1	1	1	R	R	D_{0-1}
1 0	1	Q^n	1	1	1	1	1	R	R	D_{0-1}
1 1	0	0	0	D_{1-0}	D_{1-0}	S	S	0	0	0

 $X = Output, Q^n = Previous State, (e, b, c = emitter, base, collector), OP = Open,$

 $ff = \text{fault free}, I^* = \text{Indeterminate (1.5-2.0Volts)}, (G, S, D = \text{Gate, Source, Drain)},$

 D_{0-1} = Low to High transition delay, D_{1-0} = High to Low transition delay,

R = Stuck-at-0 after initialization, S = Stuck-at-1 after initialization.

00, 01 or 10, it would charge the output to a logic '1' level. This would effect ively appear as input stuck-at-1 after initialization, which is a special case of sequential bethavior (Q

Bipolar transistor emitter and bases-OPEN faults manifest as stuck-at-0 after initialization (shown as R in Table 2). It can be seen that with either of the above faults, output cannot go to logic '1' (other than during power up) as no path exists between output and N. With collector open, the output exhibits Lowto High transition del $a_{0} y_{1}$ () Das shown in Figures 10a, b & c. Figure 10a shows the response of BiCMOS NAND to Q collector open with one CMOS load connected to the BiCMOS output. The inputs shown in this figure are the inputs applied to BiCMOS NAND. The response of the BiCMOS NAND with Q_{1} collector open for t_{pw} =10ns shows Lowto High transition delay $t_{1}t_{2}$) of 0.579ns instead of the normal Lowto High transition delay $t_{1}t_{2}$) of 0.289ns. Response of BiCMOS NAND with RCload shown in Figure 10b exhibits Lowto High transition delay $t_{2}t_{3}$ of 1.449ns instead of the normal Low to High transition delay $t_{3}t_{4}$) of 0.483ns. Figure 10c shows the response with input the 4ns, where the faulty output exhibits larger delay for the lowto high transition. The faulty lowto high transition delay was seen to be $t_{1}t_{2}=1.449$ ns instead of the normal lowto high transition delay $t_{1}t_{2}=0.48$ 3ns.

Figure 10: (a) BCMOS response to Q_C^{PEN} with t_{pw} =10ns & One CMOS Load (b) t_{pw} =10ns & RCLoad (c) t_{pw} =4ns & RCLoad.

5 Analysis of Physical Failures in D-BJT Bi CMOS devices

In this section, the response of the D-BJT BICMOS NAND shown in Figure 5 is evaluated for hard failures of the bipolar & MOS transistors and the results are given in Tables 3 and 4.

5.1 Stuck-ON faults in D-BJT BiCMOS NAND

Stuck-ON faults in S-BJT Bi CMOS NAND generally result in a fault-free logic level, faulty logic level or indeterminate logic level. However, in all the cases, it results in embanced I

Referring to the D-BJT B CMOS NAND shown in Figure 5, for the physical fail upen P the device behaves similar to fault-free gate for all input vectors except for input vector '11'. Input vector '11' causes the N-devices $_1(N_2, N_3 \text{ and } N_4)$ to be ON. This causes transistor Q_2 to be ON, providing a conduction path from V_{DD} to $V_{SS}(Gnd)$, resulting in enhanced I_{DDQ} . The current drawn by the device with this vector for the fault under consideration is $\approx 2mA$ instead of the normal $\approx 0.2\mu A$. Current testing technique can be employed to detect this fault. Similar result is observed for transisted rupen on failure (P^N) . SPICE simulation indicates the output voltage level to be $\approx 1.63V$, which is logic '0' level for BiCMOS devices indicated as '0' in Table 3.

Transistor Nstuck-ON fault results in an enhanced D_{DQ} for input vector '01'. Similarly, enhanced I_{DDQ} is observed for transistor Muck-ON fault with input vector '10'. SPICE simulation indicates the output voltage to be 1.86V, which is logic '0' level for D-BJT BiCMOS devices.

Stuck-ON failures of transistors and N_4 result in enhanced D_{DQ} for input vectors 01 and 10 respectively. The fault-free and faulty logic levels faord N_4 stuck-ON failures exhibit logic '1' at the output. Since the fault-free and faulty logic levels are the same, current testing alone can detect the failures.

Transistor Nstuck-ON failure does not cause any appreciable effect for output Low to High transitions. However, during output High to Low transitions, with input vector '11', the output finds a low resistance path through transistors, N_4 and N_5 . Due to this low resistance path, transistor Ques not turn ON and hence, High to Low transition gets delayed. This delay is dependent upon the output load. For RCload, the High to Low transition delay was observed to be 1.45ns instead of the normal 0.89ns. It may be noted that due to the low resistance path through transistors, N_4 and N_5 , output goes all the way to ground instead of $Gnd+V_{E(Q_2)}$.

Transistor \mathcal{E}_{ce}^{H} and Q_{1bc}^{SH} shorts result in enhanced D_{DQ} and causes a faulty output logic

Table 3: Behavior of D-BJT BICMOS NAND with Stuck-ON and short between terminals for all transistors.

			\mathbf{D}	oubl	e BJ ′	Г Віс	СМО	S NAI	VD w	ith S	tuck	-ON aı	nd Sl	ort	results			
Input	t t	DON	P_2^{ON}	N_1^{ON}	N_2^{ON}	мON	мON	N_5^{ON}	P_{1GS}^{SH}	DSH	P_{1DS}^{SH}	P_{2GS}^{SH}	P_{2GD}^{SH}	DSH	$_{NSH}$	N_{1GD}^{SH}	NSH	NSH
A B	ЈЈ Хі	$\frac{r_1}{X i}$	<u>г</u> 2 Хі	7V ₁ Хі	т <u>ү</u> Х і	<u>из</u> Хі	ту ₄ Хі	7 v ₅ Х і	^Т 1GS Х і	^Г 1GD Хі	<i>г_{1DS}</i> Хі	X i	^г 2GD Хі	^Г <u>2DS</u> Хі	$\frac{N_{1GS}^{SH}}{\mathrm{X~i}}$	¹ V _{1GD} Хі	^{TV} 1DS X i	N_{2GS}^{SH} X i
0.0	1 n	1 n	1 n	1 n	1 n	1 n	1 n	1 n	1 a	1 a	1 n	1 a	1 a	1 n	1 n	1 a	1 n	1 n
0.1	1 n	1 n	1 n	0 a	1 n	1 a	1 n	1 n	1 n	1 n	1 n	0 a	0 a	1 n	1 n	0 a	0 a	1 a
10	1 n	1 n	1 n	1 n	0 a	1 n	1 a	1 n	0 a	0 a	1 n	1 n	1 n	1 n	1 n	1 n	1 n	1 n
1 1	0 n	0 a	0 a	0 n	0 n	0 n	0 n	D_{1-0} n	0 n	I^* a	1 a	0 n	I^* a	1 a	1 a	I^* a	0 n	1 a
Input	ff	N_{2GD}^{SH}	N_{2DS}^{SH}	N_{3GS}^{SH}	N_{3GD}^{SH}	N_{3DS}^{SH}	N_{4GS}^{SH}		N_{4DS}^{SH}	N_{5GS}^{SH}	N_{5GD}^{SH}	N_{5DS}^{SH}	Q_{1ce}^{SH}	Q_{1bc}^{SH}	Q_{1be}^{SH}	Q_{2ce}^{SH}	Q_{2bc}^{SH}	Q_{2be}^{SH}
AB	Хi	Хi	Хi	Хi	X i	Χi	Χi	X i	X i	Χi	X i	X i	Хi	Хi	X i	Хi	X i	X i
0.0	1 n	1 n	1 n	1 n	1 a	1 n	1 n	1 n	1 n	0 a	0 a	1 n	1 n	1 n	D_{0-1} n	0 a	0 a	1 n
0.1	1 n	1 a	1 n	1 n	I^* a	I^* a	1 a	1 a	1 n	0 a	0 a	1 n	1 n		D_{0-1} n		0 a	1 n
10	1 n	0 a	0 a	1 n	1 n	1 n	1 n	1 a	1 a	0 a	0 a	1 n	1 n	1 n	D_{0-1} n	0 a	0 a	1 n
1 1	0 n	I^* a	0 n	1 a	I^* a	0 n	1 a	I^* a	0 n	0 n	0 n	D_{1-0} n	1 a	1 a	0 n	0 n	0 n	D_{1-0} n

 $X = Output, i = Current drawn by the device, <math>Q^n = Previous State,$

ON = Stuck-ON, SH = Short, (G, S, D = Gate, Source, Drain),

 $ff = \text{fault free}, I^* = \text{Indeterminate (2.2-2.7Volts), (e, b, c = \text{emitter, base, collector)},$

n (Normal Current) = 2e-7 A, a (Abnormal Current) > 2.00e-3 A,

 D_{0-1} = Low to High transition delay, D_{1-0} = High to Low transition delay,

level '1' for input vector 11. Transist $_{2bc}^{SH}$ and Q_{2bc}^{SH} also result in enhanced D_{DQ} and causes a faulty output logic level '0' for input vectors 00, 01 and 10. Transist and Q_{2bc}^{SH} result in delay faults for Low to High transition and High to Low transitions respectively, as the base to emitter junction of the transistors do not get forward biased and hence do not get turned ON. The Low to High transition delay observed for P_{2bc}^{SH} with RCoutput load is 1.98 ns compared to the fault-free delay of 1.07 ns. The High to Low transition delay observed for Q_{2bc}^{SH} with RCoutput load is 1.47 ns compared to the fault-free delay of 0.89 ns.

Current testing can be very effective for testing failures which result in elegate fills a normal $\approx 0.2 \mu \text{A}$ to enhanced $\approx 2 \text{mA}$, an increase by a factor of ≈ 10 . Since stuck-ON failures P_1^{ON} , P_2^{ON} , N_3^{ON} and N_4^{ON} provide same logic level for faulty as well as fault-free operations, current testing alone can detect the failures. Transistend N_2 stuck-ON as well as Q_{ce}^{H} , Q_{1bc}^{SH} , Q_{2ce}^{SH} , and Q_{2bc}^{SH} failures exhibit dissimilar outputs under faulty and fault-free conditions, conventional logic testing can detect the failure. However, current testing would detect this failure node. Transistor Q_{ce}^{SH} base to emitter shorts manifest as Lowto High and High to Low transition delays respectively and hence delay test alone would detect the failure nodes.

Table 4: Behavior of D-BJT BICMOS NAND with Stuck-OPEN faults for all transistors.

				Sigle E	ALBOMA	MNDres	ults							
		P_1^{OP}	P_2^{OP}	N_1^{OP}	N_2^{OP}	N_3^{OP}	N_4^{OP}	N_5^{OP}						
Input	ff	P_{1SGD}^{OP}	P_{2SGD}^{OP}	N_{1SGD}^{OP}	N_{2SGD}^{OP}	N_{3SGD}^{OP}	N_{4SGD}^{OP}	N_{5SGD}^{OP}	Q_{1e}^{OP}	Q_{1b}^{OP}	Q_{1c}^{OP}	Q_{2e}^{OP}	Q_{2b}^{OP}	Q_{2e}^{OP}
АВ	Χ	X	X	X	X	X	X	X	X	X	X	X	X	X
0.0	1	1	1	1	1	1	1	D_{0-1}	R	R	D_{0-1}	1	1	1
0 1	1	1	Q^n	1	1	1	1	D_{0-1}	R	R	D_{0-1}	1	1	1
1 0	1	Q^n	1	1	1	1	1	D_{0-1}	R	R	D_{0-1}	1	1	1
1 1	0	0	0	D_{1-0}	D_{1-0}	D_{1-0}	D_{1-0}	0	0	0	0	D_{1-0}	D_{1-0}	D_{1-0}

 $X = Output, Q^n = Previous State, (e, b, c = emitter, base, collector), OP = Open,$

 $ff = \text{fault free}, I^* = \text{Indeterminate (2.2-2.7Volts), (}G, S, D = \text{Gate, Source, Drain),}$

 D_{0-1} = Low to High transition delay, D_{1-0} = High to Low transition delay,

R = Stuck-at-0 after initialization, S = Stuck-at-1 after initialization.

5.2 Stuck-OPEN faults in D-BJT BiCMOS NAND

Stuck-OPEN faults in D-BJT BiCMOS NAND result in either sequential behavior or delay faults.

Two faults in the D-BJT BCMOS NAND exhibit sequential behavior (Q, similar to the behavior seen in CMOS circuits. Presence of the faults Puck-OPEN would result in fault-free behavior for all input vectors except for input vector '10' which causes the previous state to be retained resulting in sequential behavior. Similar sequential behavior is observed for P_2 stuck-open with input vector '01'. Two pattern tests can be applied to detect these stuck-open failures. Summary of the behavior of D-BJT BCMOS NAND with Stuck-OPEN faults for all transistors is given in Table 4.

S-OPEN failures of transistors and N_2 exhibit unique delay faults, as observed in S-BJT BICMOS NAND. A first glance would lead one to expect that with input vectors '11', the output parasitic capacitance would be discharged by turning ON of transistors N_4 and N_2 . However, due to the OPEN fault of Nor N_2 under consideration, the vectors 00, 01 or 10 would charge up the parasitic capacitors at the base as well as the emitter nodes of the bipolar transistor N_2 With the application of input vector 11, the series path of N_2 will be turned ON but the series path of N_2 and N_2 will not be turned ON due to the fault. This will cause transistor N_2 or emain ON for sometime because of the charge stored at the base of the bipolar transistor N_2 or emain N_3 would be discharged slowly through N_3 , N_4 and N_2 path alone causing delay in the output response. The slowto fall delay fault is shown in Figure 11a, b&c. This type of fault has been observed in [Figures 11a&b showtheresponse

of the D-BIT B CMOS NAND to N_1^{OP} failure with one CMOS output load and input pulse width t_{pw} of 10ns and 4ns respectively. Figure 11a shows the response of the B CMOS NAND to N_1^{OP} with only one CMOS connected to the B CMOS output. The inputs shown in this figure are the inputs applied to the B CMOS NAND and the input pulse width f(t) is 10ns wide. The response of the B CMOS NAND with N_1^{OP} fault with input f(t) = 10ns shows slow to fall delay f(t) of 4.5ns instead of the normal propagation delay f(t) of 0.526ns. Response of the B CMOS output with the same one CMOS load and with t_{pw} of 4ns causes a High to Low delay of 7.2ns instead of the normal propagation delay of 0.58ns. As the clock period is small, it should be noticed here that the output barely reaches the switching threshold and the logic level does not have a chance to drop to logic '0' range. If the clock period is further reduced or if the output load is increased, the output level will not have a chance to reach even the switching threshold. An example of which is shown in Figure 11c where an RCload is used in addition to a CMOS load. It can be seen that the output does not have a chance to reach the switching threshold. The response of the fault-free B CMOS NAND wipulæ Ans and RCload gives a propagation delay of 0.79ns.

Response of stuck-OPEN failure of $_4$ Nre shown in Figures 12a, b&c. For the stuck-OPEN failure of $_4$ Ns hown in Figure 12a, with input vector '11' exhibits a del $_4$ N2 (tof 1.204ns and output logic level of 1V instead of the normal propagation delay of 0.526ns and logic level of 0.6V, with one CMOS load and input pulse width t_{pw} of 10ns. Reducing the pulse width t_{pw} to 4ns exhibits a delay (t_2) of 1.25ns in place of the normal t_1 of 0.58ns as shown in Figure 12b. The output level is observed to be \approx 1.5V instead of the normal output level of \approx 0.6V, however, the output logic level is still a valid logic '0' level of D-BJT BiCMOS devices. With RCload and input pulse width t_2 of 4ns, the output logic level does not fall below the logic threshold as shown in Figure 12c. Hence, the fault appears as stuck-at-1 for logic testing purposes.

Bipolar transistor Q mitter and base open faults manifest as stuck-at-0 after initialization (shown as R in Table 4). It can be seen that with either of the above faults, output cannot go to logic '1' (other than during power up) as no path exists between output and D. With Bipolar transistor Qollector open, the output exhibits Lowto High transition delay (D_{0-1}) as shown in Figures 13a, b&c. Figure 13a shows the response of BiCMOS NAND to Q collector open with one CMOS load connected to the BiCMOS output and with input pulse width t_{pw} of 10ns shows Lowto High transition t_{pw} delay of 1.08ns instead of the normal Lowto High transistion t_{pw} of 0.823ns. Response with the same one CMOS load and with input pulse width t_{pw} of 4ns exhibits Lowto High transition delay t_{pw} of 1.105ns instead of the normal propagation delay t_{pw} of 0.72ns as shown in Figure 13b. Figure 13c shows the response of the BiCMOS NAND with input t_{pw} =4ns and RC load where the faulty output

exhibits a larger delay for the Lowto High transition. The faulty Lowto High transition delay is seen to be $\hbar_2 = 2.3$ ns instead of the normal Lowto High transition delay M = 0.91ns.

By polar transistor Q emitter, base & collector open faults manifest as High to Low delay faults. Response of D-BJT BCMOS NAND base and emitter opens are shown in Figures 13a, b&c. With one CMOS load and input t_{pw} of 10ns shows a delay (t_{l2}) of 1.059ns instead of the normal propagation delay (t_{l1}) of 0.526ns for Q base open. However, Q emitter exhibits a lower delay compared to Q base open. With input t_{lw} of 4ns and with one CMOS load, the output exhibits a delay t_{l1} of 1.68ns instead of the normal propagation delay t_{l2} of 0.58ns. With RCload at the output of the BCMOS NAND input t_{l1} of 4ns, the output exhibits a delay t_{l2} of 3.22ns instead of the normal propagation delay t_{l2} of 0.79ns, for transistor t_{l2} 0 base open. Transistor t_{l2} 2 emitter open with input t_{l2} 3 of 4ns exhibits stuck-at-1 behavior since before the input can make a transition to output low, the input undergoes transition to opposite logic level. If the input pulse t_{l2} 3 of t_{l2} 4 nade wider, the output would go to the other side of the logic threshold.

Transistor Neserves the purpose of discharging the base of Quickly to speed up the output Lowto High transition [20 Stuck-OPEN failure of transistor Am be expected to result in delayed Lowto High transition.

There is an interesting observation during output High to Low transition which needs mentioning. During output High to Low transition and with 5Ns tuck-QPEN, it is observed that the output transition speeds up and causes enhanced dynamic current h as shown in Figure 14. This can be explained as follows. Under normal operation with a Nilt-free, any of the input vectors 00,01 or 10 causing output high(1), turns ON transistert Nereby base of Q remains discharged, keeping transistor QFF. With transistor Natuck-OPEN, any of the input vectors 00, 01 or 10 causing output high(1), will not be able to turn ON transistor Nand discharge base of Q. This causes some base bias to exist at the base of transistor Q The base bias existing at the base of Q_{a} by be sufficient enough to turn ON the device partially. Since the input vectors 00, 01 or 10 are intended to turn QN transistor Q_1 to provide out put High, with Q also partially ON, enhanced dynamic D_D is observed. It may be noted that given sufficient time the current may decay to Zero. Hence, this probably cannot be termed as enhanced I_{DDQ} fault and so this is being termed as enhanced dynamic I_{DD} fault. D_{DQ} testing may detect this fault as the enhanced dynamic D_D current is about 2 orders of magnitude greater than fault-free current, just after the initial transient. Due to the existence of residual base bias on transistor Qth input vector 11, turns transistor QON faster than fault-free where no residual base bias exists. Hence, the speed up for output High to Low transition. The fault-free output High to Low transition delay is observed to be 0.90ns and with transistor Netuck-OPEN 0.43ns, resulting in 0.47ns early transition than

that of fault-free.

Fi gure 12: (a) B CMOS response to N^{PEN} with t_{pw} =10ns & One CMOS Load (b) t_{pw} =4ns & One CMOS Load (c) t_{pw} =4ns & RC Load.

Figure 14: BiCMOS response to $N_{\rm C}^{OPEN}$ and Fault-free with RCLoad (a) Voltage levels at BiCMOS output and $Q_{\rm 2}$ base (b) Plot illustrating enhanced dynamic I_{DD} .

Figure 15: An S-BJT BiCMOS NOR.

6 Physical Failures in Bi CMOS NOR, CMOS and TTL Devices

In this section, the response of Single and Double BJT BiCMOS NOR, CMOS NAND and NOR as well as TTL NAND and NOR are evaluated for hard failures of the MOS and Bipolar transistors.

6.1 Physical Failures in BiCMOS NOR

In this subsection, the response of the Single and Double BJT BiCMOS NOR gates are evaluated for hard failures of the MOS and Bipolar transistors.

Possible failures considered are stuck-ON and stuck-OPEN of transistors. The output of the BiCMOS NOR gate is obtained by simulating one failure at a time for all possible stuck-ON and stuck-OPEN failures for all transistors. Stuck-ON and stuck-OPEN were simulated by turning ON and turning OFF the respective transistors. Open (OP) in transistor terminals were simulated by connecting a resistance of $R>1M\Omega$ in series with the respective node and short (SH) were simulated by connecting a hard short of $R<0.01\Omega$ between the respective terminals.

The response of S-BJT BiCMOS NOR shown in Figure 15 for stuck-ON in transistors and shorts (SH) between terminals is given in Table 5

The response of S-BJT BiCMOS NOR shown in Figure 15 for stuck-OPEN in transistors and between terminals is given in Table 6

The response of D-BJT BCMOS NOR shown in Figure 16 for stuck-ON in transistors and shorts (SH) between terminals is given in Table 7

Table 5: Behavior of S-BJT BICMOS NOR with Stuck-ON and Short faults between terminals for all transistors.

	ļ	Sigle I	BLBC	OS NOR	Stuck-O	Vand Sn	ort resu	lts						
Input	ff	P_1^{ON}	P_2^{ON}	N_1^{ON}	N_2^{ON}	N_3^{ON}	N_4^{ON}	P_{1GS}^{SH}	P_{1GD}^{SH}	P_{1DS}^{SH}	P_{2GS}^{SH}	P_{2GD}^{SH}	P_{2DS}^{SH}	N_{1GS}^{SH}
АВ	Χi	Хi	Χi	Χi	Хi	Χi	Хi	Χi	Χi	Χi	Χi	Χi	Χi	Хi
0.0	1 n	1 n	1 n	0 a	0 a	1 a	1 a	0 a	0 a	1 n	0 a	0 a	1 n	1 n
0 1	0 n	0 n	0 a	0 n	0 n	0 n	0 n	0 a	0 a	0 n	0 n	0 a	0 a	0 n
1 0	0 n	0 a	0 n	0 n	0 n	0 n	0 n	0 n	0 a	0 a	0 n	0 n	0 n	1 a
1 1	0 n	0 n	0 n	0 n	0 n	0 n	0 n	0 n	0 n	0 n	0 n	0 n	0 n	0 a
Input	N_{1GD}^{SH}	N_{1DS}^{SH}	N_{2GS}^{SH}	N_{2GD}^{SH}	N_{2DS}^{SH}	N_{3GS}^{SH}	N_{3GD}^{SH}	N_{3DS}^{SH}	N_{4GS}^{SH}	N_{4GD}^{SH}	N_{4DS}^{SH}	Q_{1ce}^{SH}	Q_{1bc}^{SH}	Q_{1be}^{SH}
АВ	Χi													
0.0	0 a	0 a	1 n	0 a	0 a	0 a	0 a	0 a	1 n	0 a	0 a	1 n	1 n	D_{0-1} n
0 1	0 n	0 n	1 a	0 a	0 n	0 n	0 n	0 n	1 a	1 a	0 n	1 a	1 a	0 n
1 0	0 a	0 n	0 n	0 n	0 n	0 a	1 a	0 n	0 n	0 n	0 n	1 a	1 a	0 n
1 1	0 a	0 n	0 n	0 a	0 n	0 a	0 a	0 n	0 a	0 a	0 n	1 a	1 a	0 n

 $X = Output, i = Current drawn by the device, <math>Q^n = Previous State,$

ON =Stuck-ON, OP =Stuck-Open, SH =Short, (G, S, D = Gate, Source, Drain),

 $ff = \text{fault free}, I^* = \text{Indeterminate (1.5-2.0Volts)}, (e, b, c = \text{emitter, base, collector)},$

n (Normal Current) = 2e-7 A, a (Abnormal Current) > 2.00e-2 A,

 D_{0-1} = Low to High transition delay, D_{1-0} = High to Low transition delay,

Table 6: Behavior of S-BJT BiCMOS NOR with Stuck-OPEN faults for all transistors.

		S	ngle B T	BOOS NI	Rresults					
		P_1^{OP}	P_2^{OP}	N_1^{OP}	N_2^{OP}	N_3^{OP}	N_4^{OP}			
Input	ff	P_{1SGD}^{OP}	P_{2SGD}^{OP}	N_{1SGD}^{OP}	N_{2SGD}^{OP}	N_{3SGD}^{OP}	N_{4SGD}^{OP}	Q_{1e}^{OP}	Q_{1b}^{OP}	Q_{1c}^{OP}
АВ	Χ	X	X	X	X	X	X	X	X	X
0.0	1	Q^n	Q^n	1	1	1	1	R	R	D_{0-1}
0 1	0	Q^n	Q^n	0	D_{1-0}	0	Q^n	R	R	0
1 0	0	Q^n	Q^n	D_{1-0}	0	Q^n	0	R	R	0
1 1	0	0	0	0	0	0	0	0	0	0

X = Output, $Q^n = Previous State$, (e, b, c = emitter, base, collector)

 $ff = \text{fault free}, I^* = \text{Indeterminate (1.5-2.0Volts)}, (G, S, D = \text{Gate, Source, Drain)},$

n (Normal Current) = 2e-7 A, a (Abnormal Current) > 2.00e-2 A,

 D_{0-1} = Low to High transition delay, D_{1-0} = High to Low transition delay,

R = Stuck-at-0 after initialization.

Figure 16: An D-BJT Bi CMOS NOR.

Table 7: Behavior of D-BJT BICMOS NOR with Stuck-ON and short between terminals for all transistors.

]	Doub	le BJ	T Bi	CM(OS NO	R wi	th St	uck-(ON an	d Sho	ort re	\mathbf{esults}			
Input	ff	P_1^{ON}	P_2^{ON}	N_1^{ON}	N_2^{ON}	N_3^{ON}	N_4^{ON}	N_5^{ON}	P_{1GS}^{SH}	P_{1GD}^{SH}	P_{1DS}^{SH}	P_{2GS}^{SH}	P_{2GD}^{SH}	P_{2DS}^{SH}	N_{1GS}^{SH}	N_{1GD}^{SH}	N_{1DS}^{SH}	N_{2GS}^{SH}
AB	X i	Хi	Хi	Хi	Χi	Хi	Хi	X i	Хi	Χi	Χi	Хi	Χi	Χi	X i	Хi	Хi	Χi
0.0	1 n	1 n	1 n	0 a	0 a	I^* a	I^* a	1 n	0 a	0 a	1 n	0 a	0 a	1 n	1 n	0 a	0 a	1 n
0.1	0 n	0 n	0 a	0 n	0 n	0 n	0 n	D_{1-0} n	0 a	0 a	0 n	0 n	I^* a	0 a	0 n	0 n	0 n	1 a
1 0	0 n	0 a	0 n	0 n	0 a	0 n	0 n	D_{1-0} n	0 n	0 a	0 a	0 n	0 n	0 n	1 a	I^* a	0 n	0 n
1 1	0 n	0 n	0 n	0 n	0 n	0 n	0 n	D_{1-0} n	0 n	0 n	0 n	0 n	0 a	0 n	0 a	0 a	0 n	0 a
Input	ff	N_{2GD}^{SH}	N_{2DS}^{SH}	N_{3GS}^{SH}	N_{3GD}^{SH}	N_{3DS}^{SH}	N_{4GS}^{SH}	N_{4GD}^{SH}	N_{4DS}^{SH}	N_{5GS}^{SH}	N_{5GD}^{SH}	N_{5DS}^{SH}	Q_{1ce}^{SH}	Q_{1bc}^{SH}	Q_{1be}^{SH}	Q_{2ce}^{SH}	Q_{2bc}^{SH}	Q_{2be}^{SH}
АВ	Хi	Χi	Χi	Хi	Χi	Хi	Χi	Хi	Χi	Χi	Χi	Хi	Χi	Χi	Хi	Хi	Хi	Χi
0.0	1 n	0 n	0 a	1 n	I^* a	0 a	1 n	<i>I</i> * a	0 a	0 a	0 a	1 n	1 n	1 n	D_{0-1} n	0 a	0 a	1 n
0.1	0 n	I^* a	0 n	0 a	0 n	0 n	1 a	<i>I</i> * a	0 n	0 n	0 n	D_{1-0} n	1 a	1 a	0 n	0 n	0 n	D_{1-0} n
10	0 n	0 n	0 n	0 a	I^* a	0 n	0 n	0 n	0 n	0 n		D_{1-0} n		1 a	0 n	0 n	0 n	D_{1-0} n
1 1	0 n	0 n	0 n	0 n	0 n	0 n	0 a	0 a	0 n	0 n	0 n	D_{1-0} n	1 a	1 a	0 n	0 n	0 n	D_{1-0} n

X = Output, $i = Current drawn by the device, <math>Q^n = Previous State$,

 $ON = \mathit{Stuck-ON}, OP = \mathit{Stuck-Open}, SH = \mathit{Short}, (\mathit{G}, \mathit{S}, \mathit{D} = \mathit{Gate}, \mathit{Source}, \mathit{Drain}),$

 $ff = \text{fault free}, I^* = \text{Indeterminate}(2.2-2.7\text{Volts}), (e, b, c = \text{emitter}, \text{base}, \text{collector}),$

n (Normal Current) = 2e-7 A, a (Abnormal Current) > 2.00e-2 A,

 D_{0-1} = Low to High transition delay, D_{1-0} = High to Low transition delay,

Table 8: Behavior of D-BJT BiCMOS NOR with Stuck-OPEN faults for all transistors.

				Dolle I	3LB00	No Nores	ults							
		P_1^{OP}	P_2^{OP}	N_1^{OP}	N_2^{OP}	N_3^{OP}	N_4^{OP}	N_5^{OP}						
Innet	f f	DOP	DOP	мOP	MOP	MOP	NOP	N_{5SGD}^{OP}	∩0P	∩OP	$\bigcirc OP$	Q_{2e}^{OP}	∩OP	Q_{2c}^{OP}
H	J J				$^{IV}_{2SGD}$							\mathcal{Q}_{2e}		
$\mid A \mid B \mid$	X	X	X	X	X	X	X	X	Χ	Χ	X	X	X	X
0.0	1	Q^n	Q^n	1	1	1	1	D_{0-1}	R	R	D_{0-1}	1	1	1
0 1	0	Q^n	Q^n	0	D_{1-0}	0	Q^n	0	0	0	0	D_{1-0}	D_{1-0}	D_{1-0}
1 0	0	Q^n	Q^n	D_{1-0}	1	Q^n	0	0	0	0	0	D_{1-0}	D_{1-0}	D_{1-0}
1 1	0	0	0	0	0	0	0	0	0	0	0	D_{1-0}	D_{1-0}	D_{1-0}

 $X = Output, Q^n = Previous State,$

 $ff = \text{fault free}, I^* = \text{Indeterminate} (2.2-2.7 \text{Volts}), (G, S, D = \text{Gate}, \text{Source}, \text{Drain}),$

 D_{0-1} = Low to High transition delay, D_{1-0} = High to Low transition delay,

R = Stuck-at-0 after initialization.

The response of D-BJT BiCMOS NOR shown in Figure 16 for stuck-OPEN in transistors and between terminals is given in Table 8

6.2 Physical Failures in CMOS NAND and NOR

In this subsection, the response of the CMOS NAND and NOR gates are evaluated for hard failures of the MOS transistors.

Possible failures considered are stuck-ON and stuck-OPEN of transistors. The output of the CMOS gate is obtained by simulating one failure at a time for all possible stuck-ON and stuck-OPEN failures for all transistors. Stuck-ON and stuck-OPEN were simulated by turning ON and turning OFF the respective transistors. Open (OP) in transistor terminals (source, gate & drain) were simulated by connecting a resistance of $R>1M\Omega$ in series with the respective node and short (SH) were simulated by connecting a hard short of $R<0.01\Omega$ between the respective terminals.

The response of CMOS NAND shown in Figure 17 for stuck-ON in transistors and shorts (SH) between terminals is given in Table 9.

The response of CMOS NAND shown in Figure 17 for stuck-OPEN in transistors and between terminals is given in Table 10.

The response of CMOS NOR shown in Figure 18 for stuck-ON in transistors and shorts (SH) between terminals is given in Table 11.

The response of CMOS NOR shown in Figure 18 for stuck-OPEN in transistors and between terminals is given in Table 12.

Figure 17: A CMOS NAND Gate.

Table 9: Behavior of CMOS NAND with Stuck-ON and Short faults between terminals for all transistors.

		Re	sults	for (СМО	S N	AND	Stuc	k-Oľ	V and	Sho	rt be	tweer	ı tern	ninals	S	
Input	ff	P_1^{ON}	P_2^{ON}	N_1^{ON}	N_2^{ON}	P_{1GS}^{SH}	P_{1GD}^{SH}	P_{1DS}^{SH}	P_{2GS}^{SH}	P_{2GD}^{SH}	P_{2DS}^{SH}	N_{1GS}^{SH}	N_{1GD}^{SH}	N_{1DS}^{SH}	N_{2GS}^{SH}	N_{2GD}^{SH}	N_{2DS}^{SH}
АВ	X i	Χi	Χi	Χi	Χi	Χi	Xi										
0.0	1 n	1 n	1 n	1 n	1 n	1 a	1 a	1 n	1 a	1 a	1 n	1 n	1 a	1 n	1 n	1 n	1 n
0.1	1 n	1 n	1 n	0 a	1 n	0 a	0 a	1 n	1 n	1 n	1 n	1 n	0 a	0 a	1 a	1 a	1 n
110	1 n	1 n	1 n	1 n	0 a	1 n	1 n	1 n	0 a	0 a	1 n	1 n	1 n	1 n	1 n	0 a	0 a
1 1	0 n	0 a	0 a	0 n	0 n	0 n	1 a	1 a	0 n	1 a	1 a	1 a	1 a	0 n	1 a	1 a	0 n

X = Output, $Q^n = Previous State$, (G, S, D = Gate, Source, Drain),

 $ff = \text{fault free}, I^* = \text{Indeterminate} (1.5-2.0 \text{Volts}),$

n (Normal Current) = 2e-7 A, a (Abnormal Current) > 2.00e-2 A,

Table 10: Behavior of CMOS NAND with Stuck-OPEN faults for all transistors.

\mathbf{C}	MC	S NA		en resu	llts
		P_1^{OP}	P_2^{OP}	N_1^{OP}	N_2^{OP}
Input	ff	P_{1SGD}^{OP}	P_{2SGD}^{OP}	N_{1SGD}^{OP}	N_{2SGD}^{OP}
A B	X	X	X	X	X
0.0	1	1	1	1	1
0.1	1	Q^n	1	1	1
1 0	1	1	Q^n	1	1
1 1	0	0	0	1	1

X = Output, $Q^n = Previous State$, (G, S, D = Gate, Source, Drain),

 $ff = \text{fault free}, I^* = \text{Indeterminate} (1.5-2.0 \text{Volts}),$

n (Normal Current) = 2e-7 A, a (Abnormal Current) > 2.00e-2 A,

Table 11: Behavior of CMOS NOR with Stuck-ON and Short faults between terminals for all transistors.

		R	esult	s for	CMC	OS N	OR	Stuck	c-ON	and	Shor	t bet	ween	$ ext{term}$	inals		
Input	ff	P_1^{ON}	P_2^{ON}	N_1^{ON}	N_2^{ON}	P_{1GS}^{SH}	P_{1GD}^{SH}	P_{1DS}^{SH}	P_{2GS}^{SH}	P_{2GD}^{SH}	P_{2DS}^{SH}	N_{1GS}^{SH}	N_{1GD}^{SH}	N_{1DS}^{SH}	N_{2GS}^{SH}	N_{2GD}^{SH}	N_{2DS}^{SH}
A B	X i	Χi	Χi	Χi	Χi	Χi	Χi	Χi	Χi	Χi	Χi	Χi	Χi	Χi	Χi	X i	Χi
0.0	1 n	1 n	1 n	0 a	0 a	0 a	0 a	1 n	0 a	0 a	1 n	1 n	0 a	0 a	1 n	0 a	0 a
0.1	0 n	0 n	0 a	0 n	0 n	0 a	0 a	0 n	0 n	0 a	0 a	0 n	0 n	0 n	1 a	0 a	0 n
10	0 n	0 a	0 n	0 n	0 n	0 n	0 a	0 a	0 n	0 n	0 n	1 a	I^* a	0 n	0 n	0 n	0 n
1 1	0 n	0 n	0 n	0 n	0 n	0 n	0 n	0 n	0 n	0 a	0 n	0 a	0 a	0 n	0 a	0 a	0 n

 $X = \text{Output}, Q^n = \text{Previous State}, (G, S, D = \text{Gate}, \text{Source}, \text{Drain}),$

 $ff = \text{fault free}, I^* = \text{Indeterminate} (1.5-2.0 \text{Volts}),$

n (Normal Current) = 2e-7 A, a (Abnormal Current) > 2.00e-2 A,

Table 12: Behavior of CMOS NOR with Stuck-OPEN faults for all transistors.

(CM	OS NO	R Ope	n resul	ts
		P_1^{OP}	P_2^{OP}	N_1^{OP}	N_2^{OP}
Input	ff	P_{1SGD}^{OP}	P_{2SGD}^{OP}	N_{1SGD}^{OP}	N_{2SGD}^{OP}
АВ	X	X	X	X	X
0.0	1	0	0	1	1
0.1	0	0	0	0	Q^n
1 0	0	0	0	Q^n	0
1 1	0	0	0	0	0

X = Output, $Q^n = Previous State$, (G, S, D = Gate, Source, Drain),

 $ff = {\rm fault\ free}, I^* = {\rm Indeterminate}\ ({\rm\,1.5\text{-}2.0Volts})\,,$

n (Normal Current) = 2e-7 A, a (Abnormal Current) > 2.00e-2 A,

Figure 18: A CMOS NOR Gate.

6.3 Physical Failures in TTL NAND and NOR

In this subsection, the response of the TTL NAND and NOR gates are evaluated for hard failures of the bipolar transistors.

Possible failures considered are SHORTS and OPENS in transistors. The output of the TTL gate is obtained by simulating one failure at a time for all possible OPEN and SHORT failures for all transistors. Open (OP) in transistor terminals (emitter, base & collector) were simulated by connecting a resistance of $R>1M\Omega$ in series with the respective node and short (SH) were simulated by connecting a hard short of $R<0.01\Omega$ between the respective terminals.

The response of TTL NAND shown in Figure 19 for shorts (SH) between terminals of transistors is given in Table 13.

The response of TTL NAND shown in Figure 19 for OPEN between terminals of transistors is given in Table 14.

The response of TTL NOR shown in Figure 20 for shorts (SH) between terminals of transistors is given in Table 15.

The response of TTL NOR shown in Figure 20 for OPEN between terminals of transistors is given in Table 16.

7 Comparison of the three logic families (TTL, CMOS, Bi CMOS)

Summary of faulty behavior of single and double BJT BiCMOS, CMOS and TTL NAND and NOR devices are given in Tables 17 & 18 respectively. While analysis of single and double BJT BiCMOS NAND devices are presented in sections 4 and 5, analysis of BiCMOS as well as

Figure 19: A TTL NAND Gate.

Table 13: Behavior of TTL NAND with short between terminals for all transistors.

	TTL NAND Short results										
Input	ff	Q_{1be}^{SH}	Q_{1bc}^{SH}	Q_{1ce}^{SH}	Q_{2be}^{SH}	Q_{2ce}^{SH}	Q_{3be}^{SH}	Q_{3bc}^{SH}	Q^{SH}_{3ce}	Q_{4be}^{SH}	Q_{4bc}^{SH}
АВ	X	X	X	X	X	X	X	X	X	X	X
0.0	1	0	1	1	0	1	1	0	0	1	1
0.1	1	1	1	1	0	0	1	0	0	1	1
1 0	1	0	1	0	1	1	1	0	0	1	1
1 1	0	0	0	0	0	0	I^*	0	0	0	I^*
Input	Q_{4ce}^{SH}	Q_{5be}^{SH}	Q_{5bc}^{SH}	Q_{5ce}^{SH}	D_1^{SH}	D_2^{SH}	D_3^{SH}	R_1^{SH}	R_2^{SH}	R_3^{SH}	R_4^{SH}
АВ	X	X	X	X	X	X	X	X	X	X	X
0.0	1	1	0	0	1	1	1	1	1	1	1
0.1	1	1	0	0	1	1	1	0	1	1	1
1 0	1	1	0	0	1	1	1	0	1	1	1
1 1	I^*	1	0	0	0	0	0	0	I^*	0	1

X = Output, SH = Short, (e, b, c = Emitter, Base, Collector),

 $ff = \text{fault free}, I^* = \text{Indeterminate} (0.8-2.4 \text{Volts}),$

Fi gure 20: A TTL NCR Gate.

Table 15: Behavior of TTL NOR with short between terminals for all transistors.

	TTL NOR Short results													
Input	ff	Q_{1be}^{SH}	Q_{1bc}^{SH}	Q_{1ce}^{SH}	Q_{2be}^{SH}	Q_{2bc}^{SH}	Q_{2ce}^{SH}	Q_{3be}^{SH}	Q_{3bc}^{SH}	Q^{SH}_{3ce}	Q_{4be}^{SH}	Q_{4bc}^{SH}	Q_{4ce}^{SH}	Q_{5be}^{SH}
A B	Χ	X	X	X	X	X	X	X	X	X	X	X	X	X
0.0	1	0	1	1	1	0	0	1	0	0	0	1	1	1
0.1	0	0	0	0	1	0	0	I^*	0	0	0	0	I^*	0
10	0	0	0	I^*	I^*	0	0	1	0	0	0	0	0	0
1 1	0	0	0	I^*	0	0	0	0	0	0	0	0	I^*	0
Input	ff	Q_{5bc}^{SH}	Q_{5ce}^{SH}	Q_{6be}^{SH}	Q_{6bc}^{SH}	Q_{6ce}^{SH}	D_1^{SH}	D_2^{SH}	D_3^{SH}	R_1^{SH}	R_2^{SH}	R_3^{SH}	R_4^{SH}	R_5^{SH}
A B	Χ	X	X	X	X	X	X	X	X	X	X	X	X	X
0.0	1	1	1	1	I^*	0	1	1	1	1	1	1	1	1
0.1	0	0	I^*	1	I^*	0	0	0	0	0	I^*	0	0	1
10	0	0	I^*	1	I^*	0	0	0	0	0	I^*	0	0	1
1 1	0	0	I^*	1	I^*	0	0	0	0	0	I^*	0	0	1

X = Output, SH = Short, (e, b, c = Emitter, Base, Collector),

 $ff = \text{fault free}, I^* = \text{Indeterminate} (0.8-2.4 \text{Volts}),$

Table 16: Behavior of TTL NOR with open between terminals for all transistors.

	TTL NOR Open results													
Input	ff	Q_{1e}^{OP}	Q_{1b}^{OP}	Q_{1c}^{OP}	Q_{2e}^{OP}	Q_{2b}^{OP}	Q_{2c}^{OP}	Q_{3e}^{OP}	Q_{3b}^{OP}	Q_{3c}^{OP}	Q_{4e}^{OP}	Q_{4b}^{OP}	Q_{4c}^{OP}	Q_{5e}^{OP}
A B	Χ	X	X	X	X	X	X	X	X	X	X	X	X	X
0.0	1	0	1	1	1	1	1	1	1	1	0	1	1	0
0.1	0	0	0	0	0	0	0	1	1	1	0	1	1	0
110	0	0	1	1	1	1	1	0	0	0	0	0	0	0
1 1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Input	ff	Q_{5b}^{OP}	Q_{5c}^{OP}	Q_{6e}^{OP}	Q_{6b}^{OP}	Q_{6c}^{OP}	D_1^{OP}	D_2^{OP}	D_3^{OP}	R_1^{OP}	R_2^{OP}	R_3^{OP}	R_4^{OP}	R_5^{OP}
A B	Χ	X	X	X	X	X	X	X	X	X	X	X	X	X
0.0	1	0	1	1	1	1	1	1	0	1	0	1	1	1
0.1	0	0	0	1	1	1	0	0	0	0	0	1	0	0
1 0	0	0	0	1	1	1	0	0	0	1	0	0	0	0
1 1	0	0	0	1	1	1	0	0	0	0	0	0	0	0

X = Output, SH = Short, (e, b, c = Emitter, Base, Collector),

 $ff = \text{fault free}, I^* = \text{Indeterminate} (0.8-2.4 \text{Volts}),$

Table 17: Summary of faulty behavior in BiCMOS, CMOS and Bipolar (TTL) NAND Gates.

Sunary of BCVOS, CVOS & TLL NANDgates							
Type of faulty Behavior	Bi CMOS	Bi CMOS	CMOS	TTL			
	NAND (S-BJT)	NAND (D-BJT)	NAND	NAND			
Falt-free	_	_		$oxed{12(29.27\%)}$			
Indetermente Otput				4(9.76%)			
Logic Testable Faults:	18(33.33%)	10(14.66%)	16(50%)	25(60.97%)			
Stuck-at-0 or 1	10(18.52%)	2(2.9%)	8(25%)	25(60.97%)			
Sequential Behavior	8(14.81%)	8(11.76%)	8(25%)				
Delay Testable Faults:	10(18.52%)	28(41.18%)					
Correct Testable Faults:	26(48.15%)	30(44.12%)	16(50%)				
Logi c Testable	17(31.48%)	22(32.35%)	14(43.75%)	<u> </u>			
Not Logic Testable	9(16.67%)	8(11.77%)	2(6.25%)				

CMOS and TTL NAND & NOR are given in Section 6. Response of the respective devices is evaluated for hard failures of the components (MOS & bipolar transistors and resistors). All possible failures such as, stuck-ON and stuck-OPEN of transistors, opens and shorts between terminals are considered.

From Tables 17 & 18, the conclusions that can be drawn are given below. While faults in TTL devices manifest either as logic testable or indeterminate output, CMOS devices exhibit either as logic testable or current testable faults. 25% of the faults in CMOS devices manifest as stuck-at and 25% as sequential behavior. Out of the 50% of the faults in CMOS NAND and NOR which manifest as current testable faults, 43.75% in CMOS NAND and 34.38% in CMOS NOR are logic testable. However, 6% and 16% of the current testable faults in CMOS NAND and NOR devices are not logic testable, which means that only plot testing would detect the faults in a definite way. About 26% of the faults in single and double BJT NAND as well as NOR devices manifest as current testable faults, out of which almost 11 to 17% of the faults are not logic testable and hence, for these faults, prodymonitoring would ensure detection. For D-BJT BCMOS devices, transistors Nopen fault manifesting as enhanced dynamic I_{DD} current is not included as current testable fault in Tables 17 & 18. However, the enhanced dynamic I_{DD} current can be detected using I_{DQ} monitoring techniques. 18.5% of the faults in S-BJT NAND & NOR and 28% & 20% of the faults in D-BJT NAND and NOR are delay fault testable.

From the above summary on the behavior of S-BJT and D-BJT BCMOS devices vis-a-vis CMOS and TTL devices, it can be seen that a major portion of the faults in S-BJT and

Table 18: Summary of faulty behavior in BiCMOS, CMOS and Bipolar (TTL) NOR Gates.

Smary of BCVOS, CVOS & TLL NORgetes							
Type of faulty Behavior	Bi CMOS	Bi CMOS	CMOS	TTL			
	NOR (S-BJT)	NOR (D-BJT)	NOR	NCR			
Falt-free	_	_		14(26.92%)			
Indetermente Otput				7(13.46%)			
Logic Testable Faults:	18(33.33%)	18(26.47%)	16(50%)	31(59.62%)			
Stuck-at-0 or 1	2(3.7%)	2(2.94%)	8(25%)	31(59.62%)			
Sequential Behavior	16(29.63%)	16(23.53%)	8(25%)				
Day Fault	10(18.52%)	20(29.41%)					
Corrent Testable Faults:	26(48.15%)	30(44.12%)	16(50%)	_			
Logi c Testabl e	20(37.04%)	20(32.35%)	11(34.38%)				
Not Logi c Testable	6(11.11%)	10(14.71%)	5(15.62%)	_			

D-BJT devices manifest either as current testable fault or as delay testable fault. This makes I_{DDQ} testing as well as delay testing methodologies important for BiCMOS devices. Current monitoring techniques [23-24, 10] can be used to detect such faults. A scheme for current monitoring (I_{DDQ}) for BiCMOS devices is presented in [25 In addition to current testable faults, BiCMOS devices exhibit delay testable faults too. Hence, the strategy for BiCMOS devices are much more complicated than CMOS and TTL devices. Testability and testing issues in BiCMOS are addressed in the next section.

8 Testability of Bi CMOS Devices

In S-BJT and D-BJT BiCMOS devices, apart from sequential behavior, current testable as well as delay testable faults are present.

Stuck-ON faults in Bi CMOS devices result in either same logic level as fault-free or different logic level from that of fault-free. In all cases, enhanced sults due to a direct path from V_{DD} to $V_{SS}(Gnd)$. Hence, current testing $D_{CD}(D_{CD})$ monitoring) techniques can be implemented to detect such failures. When the logic level under faulty conditions are different from that of fault-free, logic monitoring as well as current testing will detect the fault. However, when the logic level under faulty conditions is the same as fault-free, current testing alone can detect the fault.

Stuck-OPEN faults in BiCMOS devices can exhibit sequential behavior or delay fault [9 10, 11, 25]. Detection of such sequential behavior due to s-OPEN faults in CMOS requires two



pattern tests instead of a single patter, n26627, 28. The first pattern is applied to initialize the output of the gate and the second pattern to detect the fault, [20]. For detection of an s-OPEN fault in the p-part(n-part), the first pattern sets the output to logic ZERO (logic ONE). The second pattern then attempts to provide a low-resistance path between the output and the power-supply (ground) through the faulty transistor. To avoid invalidation of tests in the presence of timing skews, robust two-pattern tests have been suggested. In such robust sequences, the Hamming distance between the initialization pattern and the second test pattern is kept at unity [332, 33], so as to avoid the possible intermediate state.

Stuck-OPEN failures in n-part (1) in both S-BJT and D-BJT NAND devices manifest as delay faults. Test generation for detection of delay faults are more difficult. One method of detecting faults manifesting as sequential behavior is by applying two pattern tests or multipattern sequences. A Design for Testability (DFT) technique has been developed for detection of such faults in S-BJT circuits. The DFT scheme developed uses only 2 additional transistors and only a single vector instead of the two or multi-pattern sequences to detect stuck-OPEN failures in the presence of timing skews/delays, glitches or charge sharing among internal nodes. The Design for Testability scheme \(\beta 3436 \) developed avoids the requirement of generating tests for detection of delay faults.

The testable design scheme allows testing the n-parts and the combination of p-part & bipolar separately, thus facilitating the use of a single test vector to detect a s-OPEN fault. Instead of forcing the output to a high-impedance state to test for s-OPEN sequential behavior or delay fault, the output node is connected to the power supply (ground) during the testing of n-parts (p-part & bipolar) through a resistance that is significantly higher than the ON resistances of the n- or p-parts.

Since the n-parts and the combination of p-part & bipolar are complementary to each other, when a vector turns the n-part ON, the combination of p-part & bipolar are turned OFF and vice-versa. The proposed testable design uses two transistors (DFT or Design for Testability transistors), either two pMOS transistors or two nMOS transistors can be used as shown in Figures 21(a), (b). One of the transistors is connected to the CMOS output of the BICMOS device (base of bipolar transistor) and the other to the output of the BICMOS device (emitter of the bipolar transistor). The switching of these pass transistors are controlled by an external signal \mathcal{L} and the value passed is provided externally by the signal. Two external control signals \mathcal{L} and two p- or n-transistors are used in the proposed design as shown in Figures 21(a) & (b).

The extra transistors provide a static load at the output. The dimensions of the extra transistors should be chosen such that the ON resistance of the transistors are considerably higher than the ON resistances of the p-part as well as the n-parts. With the use of pMOS

Table 19: Summary of input vectors needed under normal and test conditions.

Smry							
Mode	pMOS	nMOS					
	DFT Transistor	DFT Transistors					
	$C_p C_t$	$C_p C_t$					
Normal Operation		0 X					
Testing n-parts	0 1	1 1					
Testing p-part	0 0	1 0					

transistor, for example, when $p \in 0$, the gate is essentially transformed to a pseudo nMOS gate [22]. Therefore, the standard rules in designing pseudo nMOS (pseudo pMOS) type structures can be used to determine the size of the extra transistors. In general, a minimum size transistor, which offers a resistance of about 5-6 times that of the ON resistance of the por n-parts are sufficient to provide the correct voltage levels.

Table 19 summarizes the input vectors needed under normal and test modes with pMOS/nMOS transistors as DFT transistors. The test vector for detection of stuck-open fault in either of the n-parts is $C_t=11(01)$ with nMOS(pMOS) DFT transistors, and a Zero Vertex (0Vx) covering the interested nMOS transistor. Zero Vertex 0Vx (One Vertex 1Vx) is an input vector to a logic gate, which produces an output logic value Zero(One) in the fault-free gate. The OVx will turn the p-part and the Bipolar OFF. Therefore, both parts of the augmented gate will appear as pull down n-part (1) & (2) and pull-up₁ $TT_{n,2}(T_{p1},T_{p2})$. If s-OPEN fault is present in n-part(2), it will cause a high-resistance path between the output and ground resulting in logic ONE(1) at the output. If an s-OPEN fault is present in n-part(1), it will cause a high-resistance path between the base of the bipolar transistor and ground. With the application of 0Vx and with the DFT transistors nMOS(pMOS) turned ON, the base of the bipolar transistor would be ≈5V due to the s-OPEN fault in n-part(1) which turns the bipolar transistor ON. OVx turns the n-part(2) ON but due to the wired-OR property | 1@xhi bited by the S-BJT device, resulting output is logic QNE(1). Hence, the output will appear to be logic QNE(1) for both n-part(1) as well as n-part(2) s-QPEN failures. If the fault is not present, 0Vx will provide a low resistance path from bipolar transistor base to ground and output to ground. As the ON resistance of pT_1 , $T_{p2}(T_{n1}, T_{n2})$ is considerably higher than the ON resistance of the n-part, the output will appear as logic ZERO(0). Therefore, a single test vector will detect the fault.

Similarly, consider an s-OPEN fault in the p-part. The test vector for this family is $C_t = C_t + C_t + C_t$ is $C_t = C_t + C_t + C_t$. The test vector for this family is $C_t = C_t + C_t + C_t$.

pMOS transistor. The 1Vx will turn the n-parts(1) & (2) OFF causing pull up p-part, bipolar transistor and pull down T_1 , $T_{n,2}(T_{p1},T_{p2})$. If an s-OPEN fault is present in the p-part, it will cause a high resistance path between the base of the bipolar transistor and VWith the application of 1Vx and with the DFT transistors nMOS(pMOS) turned ON, the base and emitter nodes of the bipolar transistor would be ≈ 0 V leading to logic '0' at the output. If the base, emitter or collector nodes of the bipolar transistor is open, with the application of 1Vx and with the DFT transistors nMOS(pMOS) turned ON, the output results in logic '0'. If the fault is not present 1Vx will provide low resistance path from bipolar transistor base and out put to V_{DD} . As the ON resistance of pT_1 , T_{p2} , T_{p2} , T_{p1} , T_{p2} is considerably higher than the ON resistance of the p-part, the output will appear as logic ONE(1). Therefore, a single test vector will detect the fault.

9 Conclusions

Physical failures causing transistor stuck-OPEN in Single BJT and Double BJT BCMOS devices were examined. In addition to sequential behavior observed in CMOS devices, BCMOS devices also exhibit delay faults. Some of the stuck-ON faults can be detected by observing voltage level, however, power supply current $p(J_Q)$ monitoring would definitely detect the fault. A stuck-OPEN faults in double BJT BiCMOS device exhibiting enhanced dynamic $p(J_Q)$ current was presented. Faulty behavior of the three different families, namely, TTL, CMOS and BiCMOS were compared to bring out the testability differences between the three logic families. Since many stuck-OPEN faults manifest as delay faults, this failure needs to be considered as an important criteria for testing/test generation of BiCMOS devices. Testability of both Single BJT and Double BJT BiCMOS devices were discussed.

References

- [1] A. R. Al varez, BiCMOS Technology and Applications, Kluwer Academic Publishers, 1989.
- [2] R. Haken, 'Process technology for submicron BiCMOS VLSI', IEEE Intl. Symp. on Grauits and Systems, pp. 1971-1974, 1990.
- [3] B. C. Cole, 'Is BiCMOS the next technology driver?', Electronics, pp. 55-57, Feb. 1988.
- [4] T. E. Mangir, 'Sources of failures and yield improvement for VLSI and restructurable interconnects for RVLSI and WSI: Part I-Sources of failures and yield improvement for VLSI', Proc. IEEE, Vol. 72, pp. 690-708, June 1984.
- [5] J. A. Abrahamand W. K. Fuchs, 'Fault and error models for VLSI', Proc. IEEE, Vol. 74, pp. 639-653, May 1986.

- [6] J. Gailiay, Y. Grouzet and M. Vergniault, 'Physical versus logical fault models in MOS LSI circuits: Impact on the testability', IEEE Trans. Computers, Vol. G-29, pp. 527-531. June 1980.
- [7] Y. K. Malaiya, B. Gupta, A. P. Jayasumana, R. Rajsuman, S. M. Menon and S. Yang, 'Functional Fault modeling for elementary static storage elements', Technical report, Dept. of Computer Science, Colorado State University, April, 1989.
- [8] C. C. Beh, K. H. Arya, C. E. Radke and K. E. Torku, 'Do stuck fault models reflect manufacturing defects?', Proc. IEEE Test Conf., pp. 35-42, Nov. 1982.
- [9] M. E. Levitt, K. Roy and J. A. Abraham, 'BiCMOS fault models: Is stuck-at adequate?', Proc. ICCD., pp. 294-297, Sep. 1990.
- [10] S. M. Menon, Y. K. Malaiya and A. P. Jayasumana, 'Behavior of Faulty Single BJT BiCMOS Logic Gates', Proc. of the 10th IEEE VLSI Test Symposium, pp. 315-320, April 1992.
- [11] S. M. Menon, Y. K. Malaiya and A. P. Jayasunana, 'Behavior of Faulty Double BJT BiCMOS Logic Gates', Proc. of the 4th NASA Symposiumon VLSI Design, pp. 8.4.1-8.4.12, October 1992.
- [12] S. M. Menon, 'Modeling, Analysis and Design for Testability of Bipolar/MOS VLSI', Ph. D. Dissertation, Dept. of Electrical Engineering, Colorado State University (in preparation).
- [13] D. Al-Khalili, C. Rozon and B. Stewart, 'Testability Analysis and Fault Modeling of BiCMOS Circuits', Jrnl. of Electronic Testing Theory and Applications (JETTA), pp. 207-217, August 1992.
- [14] M. Favalli, M. Dalpasso, P. Qivo and B. Ricco, 'Analysis of Steady State Detection of Resistive Bridging Faults in BiCMOS Digital ICs', Proc. of the IEEE Intl. Test Conf., pp. 466-475, 1992.
- [15] S. M. Menon, Y. K. Malai ya and A. P. Jayas unana, 'Modeling of Bridging Faults in BiCMOS Circuits', to appear in the Proc. of the 5th NASA Symposi umon VLSI Design, Nov. 1993.
- [16] R. B. Ritts, P. A. Raje, J. D. Plumær and K. C. Saraswat, 'Merged BiCMOS Logic to extend the CMOS/BiCMOS performance crossover below 2.5-V supply, IEEE Jrnl. of Solid State Grounts, Vol. 26, No. 11, pp. 1606-1614, Nov. 1991.
- [17] D. A. Hodges and H. G. Jackson, Analysis and Design of Digital Integrated Circuits, McGraw-Hill, Ch. 3, 1983.
- [18] R. L. Geiger, P. E. Allen and N. R. Strader, VLSI Design Techniques for Analog and Digital Integrated Circuits, McGraw-Hill, Ch. 7, 1990.
- [19] Fujitsu ECL & BiCMOS ASIC Selector Guide, pp. 20-21, 1990
- [20] Deierling, K., 'Digital Design', in BCMOS Technology and Applications, A. R. Alvarez, Editor, Kluwer Publishers, pp. 165-200, 1989.
- [21] T. Sakurai, 'A Unified Theory for Mixed CMOS/BiCMOS Buffer Optimization', IEEE Journal of Solid State Grouits, pp. 1014-1019, July 1992.

- [22] N. H. E. Weste and K. Eshraghian, *Principles of CMOS VLSI Design*, Reading, MA: Addison-Wesley, Ch. 2, 1985.
- [23] Y. K. Malaiya and S. Y. H. Su, 'A New Fault Model and Testing Technique for CMOS Devices', Proc. Intl. Test Conference, 1982.
- [24] Y. K. Malaiya, A. P. Jayas unana, Q. Tong and S. M. Menon, 'Enhancement of Resolution in Supply Current Based Testing for Large ICs', Proc. of IEEE VLSI Test Symposium, pp. 291-296, April 1991.
- [25] A. E. Salama and M. I. El masry, 'Testing and Design for Testability of BiCMOS Logic Circuits', Proc. of the 10th IEEE VLSI Test Symposium, pp. 217-222, April 1992.
- [26] K. W. Chi ang and Z. G. Vransic, 'On Fault Detection in CMOS logic Networks', in Proc. 20th Des. Auto. Conf., pp. 50-56, June 1983.
- [27] Y. K. Malaiya, A. P. Jayas umana and R. Rajs uman, 'A Detailed Examination of Bridging Faults', Proc. IEEE Conf. on Computer Design, pp. 78-81, 1986.
- [28] R. Rajsuman, Y. K. Malaiya and A. P. Jayasumana, 'On Accuracy of Switch-Level Modeling of Bridging Faults in Complex Gates', Proc. IEEE Design Automation Conf., pp. 244-250, 1987.
- [29] Y. M. El-Zi q, 'Automatic test generation for stuck-open faults in CMOS VLSI', Proc. 18th Des. Auto. Conf., pp. 347-354, June 1981.
- [30] S. K. Jain and V. D. Agarwal, 'Test generation for MOS circuits using D-algorithm', Proc. 20th Des. Auto. Conf., pp. 64-70, 1983.
- [31] S. M. Reddy and M. K. Reddy, 'Testable realization for FET Stuck-open faults in CMOS Combinational Logic Circuits', IEEE Trans. Comput., Vol. V-35, pp. 742-754, Aug. 1986.
- [32] S. M. Reddy, M. K. Reddy and J. G. Kuhl, , 'On Testable Design for CMOS Logic Circuits', Proc. Int. Test Conf., pp. 435-445, 1983.
- [33] N. K. Jha and J. A. Abraham, 'Design of Testable CMOS Logic Circuits under arbitrary delays', IEEE Trans. Computer-Ai ded Design, Vol. CAD-4, No. 3, pp. 264-469, July 1985.
- [34] S. M. Menon, A. P. Jayas umana and Y. K. Malai ya, 'Testable Design for BiCMOS Stuck-Open Fault Detection', Proc. VLSI Test Symp., pp. 296-302, 1993.
- [35] S. M. Menon, Y. K. Malai ya and A. P. Jayas unana, 'Testable Design of BiCMOS Circuits for Stuck-Open Fault Detection using Single Patterns', accepted for publication in IEEE Jrnl. of Solid State Grouits.
- [36] S. M. Menon, Y. K. Malai ya and A. P. Jayasumana, 'Testable Design for Detection of Stuck-Open Faults in BiCMOS Circuits using Single Patterns, Technical Report CS-92-124, Dept. of Electrical Engineering/Computer Science, Colorado State University, July 1992.