





Number Representation What can a binary number mean? Interpretations of a 32-bit memory location: 32-bit floating point (IEEE) 32-bit unsigned/signed integer 16-bit unsigned/signed integer 16-bit unsigned/signed bytes (4) ASCII characters (4) RISC instruction Control or status register jpg. .mpg, .mp3., .avi, ...





Number Representation Binary to Hexadecimal Conversion Method: Group binary digits, convert to hex digits using table. · Question: What is binary **in** hexadecimal? 1100 1101 1110 1111 0001 0010 0011 0000 C D E F 1 2 3 0 • Answer: 0xCDEF1230 CS270 - Fall Semester 2014









































Transistors and Gates Logical Completeness


- 1. AND/OR/NOT are logically complete, if you have enough gates you can build any truth table.
- 2. NAND/NOR are logically complete, same as above, so only these gates are sufficient!
- Proof 1: Programmable logic array proves that any truth table can be built from AND/OR/NOT.
- Proof 2: Can synthesize AND/OR/NOT from NAND/NOR, though it may take more gates.


CS270 - Fall Semester 2014 2













Sequential Circuits Difference from Combinational


- Sequential circuits differ from combinational circuits because they have persistent state.
 - For a combinational circuit, the outputs depend only on the inputs.
 - For a sequential circuit, the outputs depend on the inputs and the state.
 - Sequential circuits can be used to implement a finite state machine.


CS270 - Fall Semester 2014 26







Sequential Circuits Exhaustive Testing How many test cases for combinational logic? 2ⁿ, where n is the number of input bits Example: 4-bit decoder requires 16 test cases How many test cases for sequential logic? 2ⁿ * 2^m, where m is number of states Example: 1-bit D-latch requires 8 test cases









```
C Programming
Bit Manipulation

© C code to read or write a bit:
int readBit(int value, int bit)

{
  int mask = 1 << bit;
  return ((value & mask) ? 1 : 0);
}

void writeBit(int *value, int bit)

{
  int mask = 1 << bit;
  return ((value & mask) ? 1 : 0);
}

void writeBit(int *value, int bit)

{
  int mask = 1 << bit;
  *value = *value | mask;
}

CS270-Fall Semester 2014
```

```
C Programming
Control Structures

C Conditional and iterative statements

if statement

if (value == 0x12345678)

printf("value matches 0x12345678\n");

for loop

for (int i = 0; i < 8; ++i)

printf("i = %d\n", i);

while loop

int j = 6;
while (j--)


printf("j = %d\n", j);


CS270-Fall Semester 2014
```


```
gdb Debugger
              Basic Commands

 How to debug a program using gdb:


$ gdb a.out
                   // debug a program
(gdb) break main
                   // set breakpoint on function
(gdb) break 23
                   // set breakpoint in file
(gdb) run
                   // run program
(gdb) list 20
                   // list current file
(gdb) step
                   // single step
(gdb) print v
                   // display value of variable
(gdb) print *p
                   // deference pointer and display
                   // quit debugger
(gdb) quit
• Commands can be single letters (b, r, l, s, p, q)
                    CS270 - Fall Semester 2014
```







| Copyright 6 The McClave-HII Companies, Inc. Permission required for regionalization of deplays. | LC-3 Architecture | Instruction Set (Second Half) | Instruction Second Half) | Instruction Set (Second Half) | Instruction Set (Second Half) | Instruction Second Half) | Instruction Second



LC-3 Architecture Machine Code to Assembly

- What is the assembly code for machine instruction o101010111101?
- Step 1) Identify opcode: 0101 = AND
- Step 2) Parse entire instruction (use reference)
- · Step 3) Get values from each field

OPCODE	DR	SR	1	imm5
15:12	11:9	8:6	5	4:0
0101	010	010	1	11101
AND	R2	R2		=3

• Step 4) Translate to mnemonics: AND R2,R2,#-3

CS270 - Fall Semester 2014

LC-3 Architecture

Assembly to Machine Code

What is the machine code for assembly

- instruction NOT R7, R6?
- Step 1) Identify opcode: NOT = 1001
- Step 2) Put values into each field:

NOT	R7	R6	
OPCODE	DR	SR	111111
15:12	11:9	8:6	5:0
1001	111	110	111111

Step 3) Build machine instruction: 1001111110111111

S270 - Fall Semester 2014

r 2014 44

LC-3 Architecture **Assembly Code Syntax** MAIN ; Initialize Sum JSR COMPUTE ; Call function ST RO, SUM ; Store Sum ; Program complete R1,OPERAND1 ; Load Operand1 R2,OPERAND2 ; Load Operand2 HALT COMPUTE LD LD ADD R0,R1,R2 ; Compute Sum RET ; Function return ;; Input data set OPERAND1 .FILL x1234 ; Operand1 ; Operand2 ; Sum OPERAND2 .FILL x4321 .BLKW .END CS270 - Fall Semester 2014