




I/O: Connecting to the Outside World

Types of I/O devices characterized by:

behavior: input, output, storage
input: keyboard, motion detector, network interface
output: monitor, printer, network interface
storage: disk, CD-ROM
data rate: how fast can data be transferred?
keyboard: 100 bytes/sec
disk: 30 MB/s
network: 1 Mb/s - 1 Gb/s







Transfer Timing I/O events generally happen much slower than CPU cycles. Synchronous data supplied at a fixed, predictable rate CPU reads/writes every X cycles Asynchronous data rate less predictable CPU must synchronize with device, so that it doesn't miss data or write too quickly

Transfer Control

Who determines when the next data transfer occurs?

Polling

CPU keeps checking status register until new data arrives OR device ready for next data


"Are we there yet? Are we there yet? Are we...


Interrupts


Device sends a special signal to CPU when new data arrives OR device ready for next data


CPU can be performing other tasks instead of polling device.


"Wake me when we get there."




















Interrupt-Driven I/O

- External device can:
- (1) Force currently executing program to stop.
- (2) Have the processor satisfy the device needs.
- (3) Resume the program as if nothing happened.
- Why?
 - Polling consumes a lot of cycles, especially for rare events – these cycles can be used for more computation.
 - Example: Process previous input while collecting current input. (See Example 8.1 in text.)

CS 270 - Spring Semester 2014

40


Interrupt-Driven I/O To implement an interrupt mechanism, we need: A way for the I/O device to signal the CPU that an interesting event has occurred. A way for the CPU to test if the interrupt signal is set and if its priority is higher than current program. Generating Signal Software sets "interrupt enable" bit in device register. When ready and IE bits are set, interrupt is signaled. Interrupt enable bit Teady bit KBSR Interrupt signal to processor


Priority

- Every instruction executes at a stated level of urgency.
- LC-3: 8 priority levels (PL0-PL7)
 - Example:
 - Payroll program runs at PL0.
 - •Nuclear power correction program runs at PL6.
 - It's OK for PL6 device to interrupt PL0 program, but not the other way around.
- Priority encoder selects highest-priority device, compares to current processor priority level, and generates interrupt signal if appropriate.

CS 270 - Spring Semester 2014

20





Review Questions

• What is the danger of not testing the DSR before writing data to the screen?

- What is the danger of not testing the KBSR before reading data from the keyboard?
- What if the Monitor were a synchronous device, e.g., we know that it will be ready 1 microsecond after character is written.
 - Can we avoid polling? How?
 - What are advantages and disadvantages?

S 270 - Spring Semester 2014

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or displa

Review Questions

- Do you think polling is a good approach for other devices, such as a disk or a network interface?
- What is the advantage of using LDI/STI for accessing device registers?

CS 270 - Spring Semester 2014

24