


# Fault Tolerant Computing

CS 530

## Lecture Notes 2

### Digital Systems: overview



Yashwant K. Malaiya  
Colorado State University

*Colorado State University, Fort Collins, Co.*



September 16, 2008

1

## Digital Systems: overview

- Building blocks
- Combinational design & analysis
- **Unstable** faults
  - some faults are unstable due to redundancy
- Storage elements
- Finite state machines: sequential circuits
- **Testing** a block
  - How can a combination of sequential block be exercised to test for potential faults?

This is largely a review, but there are some new concepts in it.



September 16, 2008

Fault Tolerant Computing  
©Y.K. Malaiya


2

## Digital Systems: Overview

- **Building block hierarchy**
  - Subsystems (processors etc)
  - Combinational blocks, registers
  - Gates, storage elements
  - Switches (transistors)
- **Blocks can be**
  - Combinational (no memory)
  - Sequential (with states)

## Combinational Blocks


- **Boolean functions without storage capability**



If you have not seek Karnaugh maps before, you can find it in a textbook or on the web.

## Combinational Example

x1	x2	x3	f
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0




**Implementation A**

$$F = x1'x2 + x1x3'$$

**Implementation B**

$$F = x1'x2 + x1x3' + x2x3'$$



**redundant**

Note that the  $x2x3'$  term is redundant.

Here a prime indicates complement.

A stuck-at-0 fault makes the line always stay at 0 regardless of what it is supposed to be.



September 16, 2008

Fault Tolerant Computing  
©Y.K. Malaiya


5

## Special Considerations


- In a redundant design, a fault may be undetectable. in software also
- Undetectable faults are a major problem in testing.

Fan-out: one output feeding multiple inputs.

**Fan-out**



**Reconvergent fan-out**



Reconvergent fan-out can lead to problem in testing, as we will see later.



September 16, 2008


Fault Tolerant Computing  
©Y.K. Malaiya

6

## Storage Elements


- Synchronized by *clock* or *write* signals
- Construction: static (flip-flop), dynamic (capacitive, need refreshing)
- Functional: single input (D-type), double input
- Timing: rising or falling edge triggered  
Pulse type etc
- Significant instants:
  - when input is sampled
  - when outputs are influenced

## Ex: Rising Edge D flipflop




Samples on rising edge  
Output influenced soon after

$Q_t$	D	$Q_{t+1}$
0	0	0
0	1	1
1	0	0
1	1	1



During sampling  
input must remain  
stable

## Sequential Circuits are Finite State Machines(FSMs)




- Next state =  $N(\text{state}, \text{input})$
- Output =  $Z(\text{state}, \text{input})$

## FSM Description

Input x \ state	0	1
1	2,1	3,0
2	2,1	4,0
3	1,0	4,0
4	3,1	3,0

Entries: N,Z



Format:  
x/z

input	0	1	0
state	1	2	4
output	1	0	1

Based on FSM state table  
(or state diagram)

## Digital System with functional blocks

- **Ex: a microprocessor**
- Blocks are**
- **Paths**
  - Signals, buses, nets
- **Combinationals**
  - Random logic, PLA, ROM
- **Sequential**
  - Flipflps, registers, memory arrays
  - Finite state machines (control part)
- **System design objectives**
  - functionality, reliability, performance

## Exercising a block

- **Combinational blocks: a *test-vector* (or pattern) applied at a time for testing.**
  - Exception: when testing for delay faults
- **Sequential: a *test-sequence* (a sequence of input vectors) at a time with proper initialization.**

## References

- See any Logic Design text-book for combinational and sequential circuits and Karnaugh Maps. For example: Computer System Architecture by Morris Mano.
- Karnaugh Maps: <http://www.cs.usm.maine.edu/~welly/karnaugh.htm>
- Design for Testability in Digital Integrated circuits, Bob Strunz, Colin Flanagan, Tim Hall, Article, locally available at [http://www.cs.colostate.edu/~cs530/digital\\_testing.pdf](http://www.cs.colostate.edu/~cs530/digital_testing.pdf)