User Tools

Site Tools


melange:papers:spring2017

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revision Previous revision
Next revision
Previous revision
Next revision Both sides next revision
melange:papers:spring2017 [2017/02/07 22:16]
swetha
melange:papers:spring2017 [2017/02/15 11:31]
prerana
Line 1: Line 1:
 +@inproceedings{Bandishti:2012:TSC:2388996.2389051,
 + author = {Bandishti, Vinayaka and Pananilath, Irshad and Bondhugula, Uday},
 + title = {Tiling Stencil Computations to Maximize Parallelism},
 + booktitle = {Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis},
 + series = {SC '12},
 + year = {2012},
 + isbn = {978-1-4673-0804-5},
 + location = {Salt Lake City, Utah},
 + pages = {40:1--40:11},
 + articleno = {40},
 + numpages = {11},
 + url = {http://dl.acm.org/citation.cfm?id=2388996.2389051},
 + acmid = {2389051},
 + publisher = {IEEE Computer Society Press},
 + address = {Los Alamitos, CA, USA},
 + keywords = {compilers, program transformation},
 +
 +
 +@ARTICLE{7582549, 
 +author={U. Bondhugula and V. Bandishti and I. Pananilath}, 
 +journal={IEEE Transactions on Parallel and Distributed Systems}, 
 +title={Diamond Tiling: Tiling Techniques to Maximize Parallelism for Stencil Computations}, 
 +year={2016}, 
 +url={http://ieeexplore.ieee.org/document/7582549/},
 +volume={PP}, 
 +number={99}, 
 +pages={1-1}, 
 +keywords={Diamond;Face;Indexes;Optimization;Parallel processing;Shape;Silicon;Compilers;locality;loop tiling;parallelism;program transformation;stencils}, 
 +doi={10.1109/TPDS.2016.2615094}, 
 +ISSN={1045-9219}, 
 +month={},}
  
 @ARTICLE{7155440,  @ARTICLE{7155440, 
Line 4: Line 35:
 journal={IEEE Micro},  journal={IEEE Micro}, 
 title={Architectural Simulators Considered Harmful},  title={Architectural Simulators Considered Harmful}, 
-year={2015}, +year={2015}, 
 +url={http://ieeexplore.ieee.org/document/7155440/}, 
 volume={35},  volume={35}, 
 number={6},  number={6}, 
Line 43: Line 75:
  
 @article{Bao:2016:SDF:3012405.3011017, @article{Bao:2016:SDF:3012405.3011017,
- author = {Bao, Wenlei and Hong, Changwan and Chunduri, Sudheer and Krishnamoorthy, Sriram and Pouchet, Louis-No\"{e}l and Rastello, Fabrice and Sadayappan, P.},+ author = {Bao, Wenlei and Hong, Changwan and Chunduri, Sudheer and Krishnamoorthy, Sriram and Pouchet, Louis-Noel and Rastello, Fabrice and Sadayappan, P.},
  title = {Static and Dynamic Frequency Scaling on Multicore CPUs},  title = {Static and Dynamic Frequency Scaling on Multicore CPUs},
  journal = {ACM Trans. Archit. Code Optim.},  journal = {ACM Trans. Archit. Code Optim.},
Line 107: Line 139:
    author={Cummins, Chris and Petoumenos, Pavlos and Wang, Zheng and Leather, Hugh},    author={Cummins, Chris and Petoumenos, Pavlos and Wang, Zheng and Leather, Hugh},
  
-   year={2017}+   year={2017}, 
 +    
 +   url={http://homepages.inf.ed.ac.uk/hleather/publications/2017-benchsynth-cgo.pdf}
  
 } }
 +
 @article{optimistic2017, @article{optimistic2017,
  
melange/papers/spring2017.txt · Last modified: 2018/02/08 13:40 by prerana