1)	What is the range of values for the PC offset for the following instructions: JMP, LEA, STI?								
2)	What information is stored in the Processor Status Register? what bit locations hold this information?								
3)	What does the JMP R2 instruction do? How is this different from the RET instruction?								
4)	What is PC offset for the following BR instruction? BRz data1 ADD R2, R2, #5 JSRR R4 data1 .FILL 0x1234	Now show	the 16 bits tha	it make up th	e BR instruc	ction.			
5)	Given the following information what will be the	location	data	location	data	location	data		
-,	value in the PC after the following instruction	x0020	x0420	x0230	x2A43	x0323	xFADC		
	TRAP x23, What is the first instruction executed	x0021	x0251	x0231	x32AC	x0324	x32AC		
	by the TRAP routine?	x0022	x046C	x0232	x5E1F	x0325	xAE1F		
		x0023	x0326	x0233	x8FB2	x0326	x330F		
		x0024	x0324	x0234	xE8A1	x0327	x98A1		
6)7)8)	What is the difference between the frame pointer and the stack pointer?								
9)	What do the following instructions have in common? LDI, LDR, STI, STR, JSRR, JMP, RET								
10)	10) What instructions make up a PUSH? What instructions make up a POP?								
11)	11) If the LC3 had 32 registers how would the ADD instruction be affected?								
12)	.2) How many times does the LDR instruction access memory? What about STI? What about TRAP?								
13)	B) What is the purpose of bit 15 int the KBSR? Bit 14?								
14)	Besides an interrupt signal what else does the interrupting device need to send the LC3 processor for an interrupt to be handled?								