

## Instruction Set Architecture

- ISA = All of the programmer-visible components and operations of the computer - memory organization
- address space -- how may locations can be addressed?
- addressibility -- how many bits per location?
- Fegister set
- how many? what size? how are they used?
- instruction set
- opcodes
- data types
- addressing modes
- ISA provides all information needed for someone that wants to write a program in machine language
- or translate from a high-level language to machine language.


## LC-3 Overview: Memory and Registers

## - Memory

- address space: $2^{16}$ locations (16-bit addresses)
- addressability: 16 bits


## - Registers

- temporary storage, accessed in a single machine cycle - accessing memory takes longer than a single cycle
- eight general-purpose registers: R0 = R7
- each 16 bits wide
- how many bits to uniquely identify a register?
- other registers
- not directly addressable, but used by (and affected by) instructions
- PC (program counter), condition codes



## LC-3 Overview: Instruction Set

- Opcodes
- 15 opcodes, 3 types of instructions
- Operate: ADD, AND, NOT

Data movement LD, LDI, LDR, LEA, ST, STR, STI

- Control: BR, JSR/JSRR, JMP, RTI, TRAP
- some opcodes set/clear condition codes, based on result: o $N=$ negative, $Z=$ zero, $P=$ positive ( $>0$ )
- Data Types
- 16-bit 2's complement integer
- Addressing Modes
- How is the location of an operand specified?
- non-memory addresses: immediate, register
- memory addresses: PC-relative, indirect, base+ofiset


## 

## Operate Instructions

- Only three operations: ADD, AND, NOT
- Source and destination operands are registers
- These instructions do not reference memory
- ADD and AND can use "immediate" mode, where one operand is hard-wired into the instruction.
- Will show dataflow diagrarn with each instruction
- illustrates when and where data moves to accomplish the desired operation




## Using Operate Instructions

- With only ADD, AND, NOT...
- How do we subtract?
- How do we OR?
- How do we copy from one register to another?
- How do we initialize a register to zero?


## Data Movement Instructions

- Load -- read data from memory to register
- LD: PC-relative mode
- LDR: base+offset mode
- LDI: indirect mode
- Store -- write data from register to memory
- ST: PC-relative mode
- STR: base+offset mode
- STI: indirect mode
- Load effective address -- compute address, save in register
- LEA: immediate mode
- does not access memory


## PC-Relative Addressing Mode

- Want to specify address directly in the instruction
- But an address is 16 bits, and so is an instruction!
- After subtracting 4 bits for opcode and 3 bits for register, we have 9 bits available for address.


## - Solution:

- Use the 9 bits as a signed offset from the current PC.
- 9 bits: $-256 \leq$ offset $\leq+255$
- Can form address such that: PC $-256 \leq X \leq P C+255$
- Remember that PC is incremented as part of the FETCH phase;
- This is done before the EVALUATE ADDRESS stage.



## Indirect Addressing Mode

- With PC-relative mode, can only address data within 256 words of the instruction.
- What about the rest of memory?
- Solution \#1:
- Read address from memory location, then load/store to that address.
- First address is generated from PC and IR (just like PC-relative addressing), then content of that address is used as target for load/store.




## Base + Offset Addressing Mode

- With PC-relative mode, can only address data within 256 words of the instruction.
- What about the rest of memory?
- Solution \#2:
- Use a register to generate a full 16 -bit address.
- 4 bits for opcode, 3 for src/dest register,

3 bits for base register -- remaining 6 bits are used as a signed offset.

- Offset is sign-extended before adding to base register.

CS 270 - Fall Semester 2014


## Load Effective Address

- Computes address like PC-relative (PC plus signed offset) and stores the result into a register.

Note: The address is stored in the register, not the contents of the memory location.


## Control Instructions

- Used to alter the sequence of instructions (by changing the Program Counter)


## - Conditional Branch

- branch is taken if a specified condition is true
- signed offset is added to PC to yield new PC
- else, the branch is not taken - PC is not changed, points to the next instruction
- Unconditional Branch (or Jump)
- always changes the PC
- TRAP
- changes PC to the address of an OS "service routine"
- routine will return control to the next instruction (after the TRAP)


## Condition Codes

- LC-3 has three condition code registers:

N -- negative
Z -- zero
P -- positive (greater than zero)

- Set by any instruction that writes a value to a register
(ADD, AND, NOT, LD, LDR, LDI, LEA)
- Exactly one will be set at all times
- Based on the last instruction that altered a register


What happens if bits [11:9] are all zero? All one?

## Using Branch Instructions

- Compute sum of 12 integers.

Numbers start at location x3100. Program starts at location x3000.


CS 270 - Fall Semester 2014

| Copyright \& The McGraw-Hill Companies, Inc. Permission required for reproduction or display. <br> Sample Program <br> Address <br> Instruction <br> Comments |  |  |
| :---: | :---: | :---: |
| x3000 | 1110001011111111 | $R 1 \leftarrow x 3100(P C * 0 x F F)$ |
| x3001 | 0101011011100000 | R3 - 0 |
| x3002 | 0101010010100000 | $R 2 \leftarrow 0$ |
| x3003 | 0001010010101100 | $R 2-12$ |
| x3004 | 0000010000000101 | If $z$, goto $\times 300 \mathrm{~A}(\mathrm{PC}+5)$ |
| x3005 | 0110100001000000 | Load next value to R4 |
| x3006 | 0001011011000001 | Add to Rs |
| x3007 | 0001001001100001 | Increment R1 (pointer) |
| X3008 | 0001010010111111 | Decrement R2 (counter) |
| x3009 | 0000111111111010 | Goto *3004 (PC-6) |
|  | CS 270 - Fall Semester 2014 | 29 |

## JMP (Register)

- Jump is an unconditional branch -- always taken.
- Target address is the contents of a register.
- Allows any target address.

JMP | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | Base | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |  |



CS 270 - Fall Semester 2014
30


- Calls a service routine, identified by 8-bit "trap vector."

| vector | routine |
| :---: | :--- |
| x23 | input a character from the <br> keyboard |
| x21 | output a character to the monitor |
| x25 | halt the program |

- When routine is done,

PC is set to the instruction following TRAP.

- We' II talk about how this works later.

CS 270 - Fall Semester 2014

## Another Example

- Count the occurrences of a character in a file
- Program begins at location x3000
- Read character from keyboard
- Load each character from a "file"


## - File is a sequence of memory locations

- Starting address of file is stored in the memory location immediately after the program
- If file character equals input character, increment counter
- End of file is indicated by an ASCII value: EOT (x04)
- At the end, print the number of characters and halt (assume there will be less than 10 occurrences of the character)
- A special character used to indicate the end of a sequence is often called a sentinel.
- Useful when you don't know ahead of time how many times to execute a loop.


| Copynight Q The McGraw-Hill Companies, Inc. Permission required for reproduction or display. <br> Program (1 of 2) |  |  |
| :---: | :---: | :---: |
| x3000 | 0101010010100000 | $\mathbf{R 2} 40$ (counter) |
| x3001 | 0010011000010000 | R3 $-M[\times 3102](p t r)$ |
| x3002 | 1111000000100011 | Input to R0 (TRAP *23) |
| x3003 | 0110001011000000 | $R 1$ - M[R3] |
| x3004 | 0001100001111100 | $R 4 \leftarrow R 1=4$ (EOT) |
| x3005 | 0000010000001000 | If z, gote x 300 E |
| x3006 | 1001001001111111 | R1 - NOT R1 |
| x3007 | 0001001001100001 | R1 - R $1+1$ |
| X3008 | 0001001001000000 | $R 1-R 1 * R 0$ |
| x3009 | 0000101000000001 | If N or P g goto $\times 300 \mathrm{~B}$ |
|  | CS 270 - Fall Semester 2014 | 34 |


| Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. <br> Program (2 of 2) <br> Address <br> Instruction <br> Comments |  |  |
| :---: | :---: | :---: |
| x300A | 0001010010100001 | $\mathbf{R 2}-\mathbf{R 2}+\mathbf{1}$ |
| x300B | 0001011011100001 | $R 3 \leftarrow R 3+1$ |
| x300C | 0110001011000000 | $R 1 \leftarrow M[R 3]$ |
| x300D | 0000111111110110 | Goto $\times 3004$ |
| x300E | 0010000000000100 | $R 0 \leftarrow M[\times 3013]$ |
| x300F | 0001000000000010 | $\boldsymbol{R 0} 0 \sim R 0 \pm \mathbf{R 2}$ |
| x3010 | 1111000000100001 | Print R0 (TRAP $\times 21$ ) |
| x3011 | 1111000000100101 | HALT (TRAP $\times 25$ ) |
| X3012 | Starting Address of File |  |
| x3013 | 0000000000110000 | ASClI $\times 30$ ( 0 ') |
|  | CS 270 - Fall Semester 2014 | 35 |



## Data Path Components

## - Global bus

- special set of wires that carry a 16-bit signal to many components
- inputs to the bus are "tri-state devices", that only place a signal on the bus when they are enabled
- only one (16-bit) signal should be enabled at any time - control unit decides which signal "drives" the bus
- any number of components can read the bus - register only captures bus data if it is write-enabled by the control unit
- Memory
- Control and data registers for memory and I/O devices
- memory: MAR, MDR (also control signal for read/write)


## Data Path Components

- ALU
- Accepts inputs from register file and from sign-extended bits from IR (immediate field).
- Output goes to bus.
- used by condition code logic, register file, memory
- Register File
- Two read addresses (SR1, SR2), one write address (DR)
- Input from bus
- result of ALU operation or memory read
- Two 16-bit outputs
- used by ALU, PC, memory address
- data for store instructions passes through ALU


## Data Path Components

- PC and PCMUX
- Three inputs to PC, controlled by PCMUX
1.PC+1 - FETCH stage
2.Address adder - BR, JMP
3.bus - TRAP (discussed later)


## MAR and MARMUX

Two inputs to MAR, controlled by MARMUX
1.Address adder - LD/ST, LDR/STR
2.Zero-extended IR[7:0] -- TRAP (discussed later)

## Data Path Components

## - Condition Code Logic

- Looks at value on bus and generates N, Z, P signals
- Registers set only when control unit enables them (LD.CC) - only certain instructions set the codes (ADD, AND, NOT, LD, LDI, LDR, LEA)


## - Control Unit - Finite State Machine

- On each machine cycle, changes control signals for next phase of instruction processing
- who drives the bus? (GatePC, GateALU, ...)
- which registers are write enabled? (LD.IR, LD.REG, ...)
- which operation should ALU perform? (ALUK)
- Logic includes decoder for opcode, etc.

