CS370 Operating Systems


Colorado State University
Yashwant K Malaiya
Fall 2021 L17
Main Memory



Slides based on

- Text by Silberschatz, Galvin, Gagne
- Various sources

Hierarchy



Ch 11, 13,14,15: Disk, file system Cache Memory: CS470


FAQ

- Why partition the address space/Why have multiple separate address spaces
 - Multiprogramming
 - Each process needs separate memory
- Why do processes/kernel need protection (separation)
 - Users can be careless/malicious.
- Why have logical (virtual) and physical addresses?

Logical vs. Physical Address Space

- The concept of a logical address space that is bound to a separate physical address space is central to proper memory management
 - Logical address generated by the CPU; also referred to as virtual address
 - Physical address address seen by the memory unit
- Logical address space is the set of all logical addresses generated by a program
- Physical address space is the set of all physical addresses

Schematic View of Swapping



Do we really need to keep the entire process in the main memory? Stay tuned.



Context Switch Time including Swapping

- If next processes to be put on CPU is not in memory, need to swap out a process and swap in target process
- Context switch time can then be very high
- 100MB process swapping to hard disk with transfer rate of 50MB/sec
 - Swap out time of 100MB/50MB/s = 2 seconds
 - Plus swap in of same sized process
 - Total context switch swapping component time of 4 seconds + some latency
- Can reduce if reduce size of memory swapped – by knowing how much memory really being used by a process

Context Switch Time and Swapping (Cont.)

- Standard swapping not used in modern operating systems
 - But modified version common
 - Swap only when free memory extremely low

Memory Allocation Approaches



Memory Allocation Approaches

- Contiguous allocation: entire memory for a program in a single contiguous memory block. Find where a program will "fit". earliest approach
- Segmentation: program divided into logically divided "segments" such as main program, function, stack etc.
 - Need table to track segments.
- Paging: program divided into fixed size "pages", each placed in a fixed size "frame".
 - Need table to track pages.


Contiguous Allocation

- Main memory must support both OS and user processes
- Limited resource, must allocate efficiently
- Contiguous allocation is one early method
- Main memory usually into two partitions:
 - Resident operating system, usually held in low memory with interrupt vectors
 - User processes then held in high memory
 - Each process contained in single contiguous section of memory

Contiguous Allocation (Cont.)

- Registers used to protect user processes from each other, and from changing operating-system code and data
 - Relocation (Base) register contains value of smallest physical address
 - Limit register contains range of logical addresses – each logical address must be less than the limit register
- MMU maps logical address dynamically

Hardware Support for Relocation and Limit Registers




MMU maps logical address *dynamically*Physical address = relocation reg + valid logical address

Multiple-partition allocation

Multiple-partition allocation

- Degree of multiprogramming limited by number of partitions
- Variable-partition sizes for efficiency (sized to a given process' needs)
- Hole block of available memory; holes of various size are scattered throughout memory
- When a process arrives, it is allocated memory from a hole large enough to accommodate it
- Process exiting frees its partition, adjacent free partitions combined
- Operating system maintains information about:
 a) allocated partitions
 b) free partitions (hole)



Fragmentation

- External Fragmentation External fragmentation: memory wasted due to small chunks of free memory interspersed among allocated regions
- Internal Fragmentation allocated memory may be slightly larger than requested memory; this size difference is memory internal to a partition, but not being used
- Simulation analysis reveals that given N blocks allocated, 0.5 N blocks lost to fragmentation
 - 1/3 may be unusable -> 50-percent rule

Paging vs Segmentations


Segmentation: program divided into logically divided "segments" such as main program, function, stack etc.

- Need table to track segments.
- Term "segmentation fault occurs": improper attempt to access a memory location

Paging: program divided into fixed size "pages", each placed in a fixed size "frame".

- Need table to track pages.
- No external fragmentation
- Increasingly more common

Paging vs Segmentations





Pages

- Pages and frames
 - Addresses: page number, offset
- Page tables: mapping from page # to frame #
 - TLB: page table caching
- Memory protection and sharing
- Multilevel page tables

Page refers to a block of information, frame refers to a physical memory block. Frame is sometimes called a page frame or just a page.

Paging

- Divide physical memory into fixed-sized blocks called frames (or page frames)
 - Size is power of 2, between 512 bytes and 16 Mbytes
- Divide logical memory into blocks of same size called pages
 - To run a program of size N pages, need to find N free frames and load program
 - Still have Internal fragmentation
- Physical address space of a process can be noncontiguous; process is allocated physical memory whenever the latter is available
 - Avoids external fragmentation
 - Avoids problem of varying sized memory chunks


Address Translation Scheme

- Address generated by CPU is divided into:
 - Page number (p) used as an index into a page table which contains base address of each page in physical memory
 - Page offset (d) combined with base address to define the physical memory address that is sent to the memory unit

page number	page offset
p	d
m -n	n


– For given logical address space 2^m and page size 2^n

Paging Hardware



Page number p mapped frame number f. The offset d needs no mapping.


Paging Example



page table

logical memory

Page 0 maps to frame 5



8 frames Frame number 0-to-7

Example:

Logical add: **00** 10 (2)

Phyical Add: **101** 10 (22)

Ex: m=4 and n=2


- Logical add. space = 2^4 bytes,
- 2²=4-byte pages
- 32-byte physics memory with 8 frames



Paging (Cont.)

- Internal fragmentation
 - Ex: Page size = 2,048 bytes, Process size = 72,766 bytes
 - 35 pages + 1,086 bytes
 - Internal fragmentation of 2,048 1,086 = 962 bytes wasted
 - Worst case fragmentation = 1 frame 1 byte
 - On average fragmentation = 1 / 2 frame size
 - So small frame sizes desirable?
 - But each page table entry takes memory to track
 - Page size
 - X86-64: 4 KB (common), 2 MB ("huge" for servers), 1GB ("large")
- Process view and physical memory now very different
- By implementation, a process can only access its own memory unless ..

Free Frame allocation



Before allocation

After allocation

A new process arrives

That needs four pages Colorado State University

Implementation of Page Table

Page table is kept in main memory

- Page-table base register (PTBR) points to the page table
- Page-table length register (PTLR) indicates size of the page table

One page-table For each process

- In this scheme every data/instruction access requires two memory accesses
 - One for the page table and one for the data / instruction

The two memory access problem can be solved by the use of a special fast-lookup hardware cache called associative memory or translation look-aside buffers (TLBs)

TLB: cache for Page Table



Caching: The General Concept

- Widely used concept:
 - keep small subset of information likely to needed in near future in a fast accessible place
 - Hopefully the "Hit Rate" is high

Challenges:

- 1. Is the information in cache? 2. Where?
- Hit rate vs cache size

Examples:

- Cache Memory ("Cache"):
 Cache for Main memory Default meaning for this class
- Browser cache: for browser
- Disk cache
- Cache for Page Table: TLB

Implementation of Page Table (Cont.)

- Some TLBs store address-space identifiers
 (ASIDs) in each TLB entry uniquely identifies each process to provide address-space protection for that process
 - Otherwise need to flush TLB at every context switch
- TLBs typically small (64 to 1,024 entries)
- On a TLB miss, value is loaded into the TLB for faster access next time
 - Replacement policies must be considered
 - Some entries can be wired down for permanent fast access

TLB: cache for page Table

Associative Memory


- Associative memory –parallel search using hardware
 - "Content addressable memory": Electronics is very expensive

Page #	Frame #

- Address translation (p, d)
 - If p is in associative register, get frame # out ("Hit")
 - Otherwise get frame # from page table in memory ("Miss")



Paging Hardware With TLB



TLB Miss: page table access may be done using hardware or software


Effective Access Time

- Associative Lookup = ε time units
 - Can be < 10% of memory access time (mat)
- Hit ratio = α
 - Hit ratio percentage of times that a page number is found in the associative registers; ratio related to number of associative registers
- Effective Access Time (EAT): probability weighted EAT = α (ϵ +mat) + (1 α)(ϵ +2.mat)
- Ex:
 - Consider α = 90%, ϵ = negligible for TLB search, 100ns for memory access time
 - $EAT = 0.90 \times 100 + 0.10 \times 200 = 110 \text{ns}$
- Consider more realistic hit ratio -> α = 99%,
 - $-EAT = 0.99 \times 100 + 0.01 \times 200 = 101 \text{ns}$

Memory Protection

- Memory protection implemented by associating protection bit with each frame to indicate if read-only or read-write access is allowed
 - Can also add more bits to indicate page executeonly, and so on
- Valid-invalid bit attached to each entry in the page table:
 - "valid" indicates that the associated page is in the process' logical address space, and is thus a legal page
 - "invalid" indicates that the page is not in the process' logical address space
- Any violations result in a trap to the kernel

Valid (v) or Invalid (i) Bit In A Page Table



Shared Pages among Processes


Shared code

- One copy of read-only (reentrant non-self modifying) code shared among processes (i.e., text editors, compilers, window systems)
- Similar to multiple threads sharing the same process space
- Also useful for interprocess communication if sharing of read-write pages is allowed

Private code and data

- Each process keeps a separate copy of the code and data
- The pages for the private code and data can appear anywhere in the logical address space

Shared Pages Example



ed1, ed2, ed3 (frames 3, 4, 6) shared



Overheads in paging: Page table and internal fragmentation

Optimal Page Size:

page table size vs internal fragmentation tradeoff

- Average process size = s
- Page size = *p*
- Size of each entry in page table = e
 - Pages per process = s/p
 - se/p: Total page table space for average process
- Total Overhead = Page table overhead + Internal fragmentation loss

$$= se/p + p/2$$



Optimal Page size: Page table and internal fragmentation

- Total Overhead = se/p + p/2
- Optimal: Obtain derivative of overhead with respect to p, equate to 0

$$-se/p2 + 1/2 = 0$$

• i.e. $p^2 = 2se$ or $p = (2se)^{0.5}$

Assume s = 128KB and e=8 bytes per entry

- Optimal page size = 1448 bytes
 - In practice we will never use 1448 bytes
 - Instead, either 1K or 2K would be used
 - Why? Pages sizes are in powers of 2 i.e. 2^x
 - Deriving offsets and page numbers is also easier

Page Table Size

Memory structures for paging can get huge using straight-forward methods

- Consider a 32-bit logical address space as on recent processors 64-bit on 64-bit processors
 - Page size of 4 KB (2¹²) entries
 - Page table would have 1 million entries (2³² / 2¹²)
 - If each entry is 4 bytes -> 4 MB of physical address space / memory for page table alone
 - Don't want to allocate that contiguously in main memory

2 ¹⁰	1024 or 1 kibibyte	
2 ²⁰	1M mebibyte	
2 ³⁰	1G gigibyte	
2 ⁴⁰	1T tebibyte	

Issues with large page tables

- Cannot allocate page table contiguously in memory
- Solution:
 - Divide the page table into smaller pieces
 - Page the page-table
 - Hierarchical Paging


Hierarchical Page Tables

- Break up the logical address space into multiple page tables
- A simple technique is a two-level page table
- We then page the page table


page number		mber	page offset
p_1 p_2		p_2	d
	12	10	10

P1: indexes the outer page table


P2: page table: maps to frame



Two-Level Page-Table Scheme



p_1	p_2	d	
12	10	10	



XXXX XXXX XXXX XXXX XXX XX XX XXXX XXXX

Outer Page table

page table

offset within page

Colorado State University

Two-Level Paging Example

- A logical address (on 32-bit machine with 1K page size) is divided into:
 - a page number consisting of 22 bits
 - a page offset consisting of 10 bits
- Since the page table is paged, the page number is further divided into:
 - a 12-bit page number
 - a 10-bit page offset
- Thus, a logical address is as follows:

page number		ımber	page offset	
p_1 p_2		ρ_2	d	
	12	10	10	

- where p_1 is an index into the outer page table, and p_2 is the displacement within the page of the inner page table
- Known as forward-mapped page table


Two-Level Paging Example

A logical address is as follows:

page number		page offset
p_1	ρ_2	d
12	10	10

- One Outer page table: size 2¹² entry: page of the page table
- Often only some of all possible 2¹² Page tables needed (each of size 2¹⁰⁾

Hierarchical Paging



If there is a hit in the TLB (say 95% of the time), then average access time will be close to slightly more than one memory access time.

64-bit Logical Address Space

- Even two-level paging scheme not sufficient
- If page size is 4 KB (2^{12})
 - Then page table has 2⁵² entries
 - lacktriangle If two level scheme, inner page tables could be 2^{10} 4-byte entries
 - Address would look like

outer pa	age	inner page	page offset	
Þ	1	p_2	d	
4	2	10	12	<u> </u>

- Outer page table has 2⁴² entries or 2⁴⁴ bytes
- One solution is to add a 2nd outer page table
 - But in the following example the 2nd outer page table is still 2³⁴ bytes in size
 - ▶ And possibly 4 memory access to get to one physical memory location!

Three-level Paging Scheme

outer page	inner page	offset
p_1	p_2	d
42	10	12

- Outer page table has 2⁴² entries!
- Divide the outer page table into 2 levels
 - 4 memory accesses!

2nd outer page	outer page	inner page	offset
p_1	p_2	p_3	d
32	10	10	12