## **CS370 Operating Systems**


Colorado State University Yashwant K Malaiya Spring 2022 L17



#### Slides based on

- Text by Silberschatz, Galvin, Gagne
- Various sources

### Hierarchy



Ch 11, 13,14,15: Disk, file system

Cache Memory: CS470



### FAQ

- Why partition the address space/Why have multiple separate address spaces
  - Multiprogramming
  - Each process needs separate memory
- Why do processes/kernel need protection (separation)

- Users can be careless/malicious.

• Why have logical (virtual) and physical addresses?



### Logical vs. Physical Address Space

- The concept of a logical address space that is bound to a separate physical address space is central to proper memory management
  - Logical address generated by the CPU; also referred to as virtual address
  - Physical address address seen by the memory unit
- Logical address space is the set of all logical addresses generated by a program
- Physical address space is the set of all physical addresses



### **Memory Allocation Approaches**

- Contiguous allocation: entire memory for a program in a single contiguous memory block. Find where a program will "fit". earliest approach
- Segmentation: program divided into logically divided "segments" such as main program, function, stack etc.
  - Need table to track segments.
- Paging: program divided into fixed size "pages", each placed in a fixed size "frame".
  - Need table to track pages.



### Fragmentation

- External Fragmentation External fragmentation: memory wasted due to small chunks of free memory interspersed among allocated regions
- Internal Fragmentation allocated memory may be slightly larger than requested memory; this size difference is memory internal to a partition, but not being used
- Simulation analysis reveals that given *N* blocks allocated, 0.5 *N* blocks lost to fragmentation

– 1/3 may be unusable -> 50-percent rule



#### **Paging vs Segmentations**

**Segmentation**: program divided into logically divided "segments" such as main program, function, stack etc.

- Need table to track segments.
- Term "segmentation fault occurs": improper attempt to access a memory location

**Paging**: program divided into fixed size "pages", each placed in a fixed size "frame".

- Need table to track pages.
- No external fragmentation
- Increasingly more common



### **Pages: Outlines**

- Pages and frames
  - Addresses: page number, offset
- Page tables: mapping from page # to frame #
  - TLB: page table caching
- Memory protection and sharing
- Multilevel page tables

Page refers to a block of information, frame refers to a physical memory block. Frame is sometimes called a page frame or just a page.



# Paging

- Divide physical memory into fixed-sized blocks called frames (or page frames)
  - Size is power of 2, between 512 bytes and 16 Mbytes
- Divide logical memory into blocks of same size called pages
  - To run a program of size *N* pages, need to find *N* free frames and load program
  - Still have Internal fragmentation
- Physical address space of a process can be noncontiguous; process is allocated physical memory whenever the latter is available
  - Avoids external fragmentation
  - Avoids problem of varying sized memory chunks



### **Address Translation Scheme**

- Address generated by CPU is divided into:
  - Page number (p) used as an index into a page table which contains base address of each page in physical memory
  - Page offset (d) combined with base address to define the physical memory address that is sent to the memory unit

page number	page offset
р	d
p	d


n

– For given logical address space  $2^m$  and page size  $2^n$ 

m -n




### Paging Hardware



Page number p mapped frame number f. The offset d needs no mapping.



## Paging Example




- 2<sup>2</sup>=4-byte pages
- 32-byte physics memory with 8 frames

# Paging (Cont.)

- Internal fragmentation
  - Ex: Page size = 2,048 bytes, Process size = 72,766 bytes
    - 35 pages + 1,086 bytes
    - Internal fragmentation of 2,048 1,086 = 962 bytes wasted
  - Worst case fragmentation = 1 frame 1 byte
  - On average fragmentation = 1 / 2 frame size
  - So small frame sizes desirable?
    - But each page table entry takes memory to track
  - Page size
    - X86-64: 4 KB (common), 2 MB ("huge" for servers), 1GB ("large")
- Process view and physical memory now very different
- By implementation, a process can only access its own memory unless ..



#### **Free Frame allocation**



A new process arrives

That needs four pages Colorado State University

### Implementation of Page Table

Page table is kept in main memory

- Page-table base register (PTBR) points to the page table
- Page-table length register (PTLR) indicates size of the page table

One page-table For each process

- In this scheme every data/instruction access requires two memory accesses
  - One for the page table and one for the data / instruction

The *two memory access problem* can be solved by the use of a special fast-lookup hardware cache called associative memory or translation look-aside buffers (TLBs)

TLB: cache for Page Table

### Caching: The General Concept

- Widely used concept:
  - keep small subset of information likely to needed in near future in a fast accessible place
  - Hopefully the "Hit Rate" is high

Challenges:

- 1. Is the information in cache? 2. Where?
- Hit rate vs cache size

**Examples:** 

- Cache Memory ("Cache"):
  - Cache for Main memory Default meaning for this class
- Browser cache: for browser
- Disk cache
- Cache for Page Table: TLB



## Implementation of Page Table (Cont.)

 Some TLBs store address-space identifiers (ASIDs) in each TLB entry – uniquely identifies each process to provide address-space protection for that process

Otherwise need to flush TLB at every context switch

- TLBs typically small (64 to 1,024 entries)
- On a TLB miss, value is loaded into the TLB for faster access next time
  - Replacement policies must be considered
  - Some entries can be wired down for permanent fast access
    TLB: cache for

TLB: cache for page Table



### **Associative Memory**


- Associative memory –parallel search using hardware
  - "Content addressable memory": Electronics is very expensive

Page #	Frame #

- Address translation (p, d)
  - If p is in associative register, get frame # out ("Hit")
  - Otherwise get frame # from page table in memory ("Miss")



### Paging Hardware With TLB





### **Effective Access Time**

#### On average how long does a memory access take?

- Associative Lookup =  $\varepsilon$  time units
  - Can be < 10% of memory access time (*mat*)
- Hit ratio =  $\alpha$ 
  - Hit ratio percentage of times that a page number is found in the associative registers; ratio related to number of associative registers
- Effective Access Time (EAT): probability weighted EAT =  $\alpha$  ( $\epsilon$ +mat) + (1 -  $\alpha$ )( $\epsilon$ +2.mat)
- Ex:

Consider  $\alpha$  = 90%,  $\epsilon$  = negligible for TLB search, 100ns for memory access time

- EAT = 0.90 x 100 + 0.10 x 200 = 110ns

- Consider more realistic hit ratio ->  $\alpha$  = 99%,
  - EAT = 0.99 x 100 + 0.01 x 200 = 101ns

#### FAQ


JULIA EVANS @bork	page table (	in 32 bit memory)
every process has its own memory space Ox aeff3 000 (at that address it) for me it says "cat" (says "dog") process 1 [process 2]	each address maps to a 'real' address in physica 1 RAM process 1 Ox 28ea4000 process Ox aeff 3000 3 invalid 8 process 0x 3942f000	processes have a "page table" in RAM that stores all their mappings Ox12345000 -> Oxae925 Ox23f49000 -> Oxae925 Ox23f49000 -> Oxae925 Ux23f49000 -> Oxae925 Ox23f49000 -> Oxae925 Ux23f49000 -> Oxae925 Ox23f49000 -> Oxae925 Ox200 -> Ox200 -> Oxae925 Ox200 -> Ox200 -
every* memory access uses the page table (I need to access) o <sup>o</sup> (Ox ac 923 456) CPU (the page table Says the real address sort of is Ox 99234456)	When you switch processes here, use this page table instead Now Okay thanks P CPU	some pages don't map to a physical RAM address Process I'm gonna access Ox 00040000 EEP NO V BAD ADDRESSI CPU Segmentation fault =

### **Memory Protection**

- Memory protection implemented by associating protection bit with each frame to indicate if read-only or read-write access is allowed
  - Can also add more bits to indicate page executeonly, and so on
- Valid-invalid bit attached to each entry in the page table:
  - "valid" indicates that the associated page is in the process' logical address space, and is thus a legal page
  - "invalid" indicates that the page is not in the process' logical address space
- Any violations result in a trap to the kernel



#### Valid (v) or Invalid (i) Bit In A Page Table






### Shared Pages among Processes

#### Shared code

- One copy of read-only (reentrant non-self modifying) code shared among processes (i.e., text editors, compilers, window systems)
- Similar to multiple threads sharing the same process space
- Also useful for interprocess communication if sharing of read-write pages is allowed
- Private code and data
  - Each process keeps a separate copy of the code and data
  - The pages for the private code and data can appear anywhere in the logical address space



### **Shared Pages Example**




**Optimal Page Size:** 

page table size vs internal fragmentation tradeoff

- Average process size = *s*
- Page size = *p*
- Size of each entry in page table = *e* 
  - Pages per process = s/p
  - *se/p:* Total page table space for average process
  - Total Overhead = Page table overhead + Internal fragmentation loss

*= se/p + p/2* 



- Total Overhead = se/p + p/2
- Optimal: Obtain derivative of overhead with respect to *p*, equate to 0

-se/p2 + 1/2 = 0

• i.e.  $p^2 = 2se$  or  $p = (2se)^{0.5}$ 

**Assume** s = 128KB and *e=8* bytes per entry

- Optimal page size = 1448 bytes
  - In practice we will never use 1448 bytes
  - Instead, either 1K or 2K would be used
    - Why? Pages sizes are in powers of 2 i.e. 2<sup>x</sup>
    - Deriving offsets and page numbers is also easier



### Page Table Size

Memory structures for paging can get huge using straight-forward methods

- Consider a 32-bit logical address space as on recent processors 64-bit on 64-bit processors
  - Assume page size of 4 KB (2<sup>12</sup>) entries
  - Page table would have 1 million entries  $(2^{32} / 2^{12})$
  - If each entry is 4 bytes -> 4 MB of physical address space / memory for page table alone
    - Don't want to allocate that **contiguously** in main memory

<b>2</b> <sup>10</sup>	1024 or 1 kibibyte
<b>2</b> <sup>20</sup>	1M mebibyte
2 <sup>30</sup>	1G gigibyte
2 <sup>40</sup>	1T tebibyte

#### Issues with large page tables

- Cannot allocate page table contiguously in memory
- Solution:
  - Divide the page table into smaller pieces
  - Page the page-table
    - Hierarchical Paging



### **Hierarchical Page Tables**


- Break up the logical address space into multiple page tables
- A simple technique is a two-level page table
- We then page the page table

page numberpage offset $p_1$  $p_2$ d121010

Concise Oxford ENGLISH Dictionary runs hour terror

P1: indexes the outer page table P2: page table: maps to frame

### **Two-Level Page-Table Scheme**



### **Two-Level Paging Example**

- A logical address (on 32-bit machine with 1K page size) is divided into:
  - a page number consisting of 22 bits
  - a page offset consisting of 10 bits
- Since the page table is paged, the page number is further divided into:
  - a 12-bit page number
  - a 10-bit page offset
- Thus, a logical address is as follows:

page number page offset

<i>p</i> <sub>1</sub>	<i>p</i> <sub>2</sub>	d
5 1000	8	101.100

- where  $p_1$  is an index into the outer page table, and  $p_2$  is the displacement within the page of the inner page table
- Known as forward-mapped page table

### **Two-Level Paging Example**

• A logical address is as follows:

page nu	mber	page offset
<i>p</i> <sub>1</sub>	<i>p</i> <sub>2</sub>	d
12	10	10

- One Outer page table: size 2<sup>12</sup> entry: page of the page table
- Often only some of all possible 2<sup>12</sup> Page tables needed (each of size 2<sup>10)</sup>



## **CS370 Operating Systems**

#### Colorado State University Yashwant K Malaiya ICQ



## Page Offset

**Q1.** Consider a logical address with a page size of 4 KB. How many bits must be used to represent the page offset in the logical address?

A. 16 B. 10

B. I(

**C.** 8

D. 12



### Page number

**Q2.** Given the logical address 0xAEF9 (in hexadecimal) with a page size of 256 bytes, what is the page number?

A. 0xF9 B. x00F9 C. xA D. 0xAE

Each hex digit represents 4 bits



# **External fragmentation**

**Q3.** In paging-based memory allocations, the physical memory is subject to external fragmentation.

A. True

B. False







# Page Offset

**Q1.** Consider a logical address with a page size of 4 KB. How many bits must be used to represent the page offset in the logical address?

A. 16 B. 10

- **C.** 8
- **D. 12** since  $2^{12} = 4K$



### Page number

**Q2.** Given the logical address 0xAEF9 (in hexadecimal) with a page size of 256 bytes, what is the page number?

- A. 0xF9
- B. x00F9
- C. xA
- **D. 0xAE** 2<sup>8</sup> = 256. Thus 8 LSBs or 2 hex digits are used for page offset



# **External fragmentation**

**Q3.** In paging based memory allocations, the physical memory is subject to external fragmentation.

A. True

B. False Only internal fragmentation in page-based




# **CS370 Operating Systems**

Colorado State University Yashwant K Malaiya Back from ICQ



## **Hierarchical Paging**



If there is a hit in the TLB (say 95% of the time), then average access time will be close to slightly more than one memory access time.



## 64-bit Logical Address Space

Even two-level paging scheme not sufficient

- If page size is 4 KB (2<sup>12</sup>)
  - Then page table has 2<sup>52</sup> entries
  - If two level scheme, inner page tables could be 2<sup>10</sup> 4-byte entries

Address would look like

outer page	inner page	page offset	
<i>p</i> <sub>1</sub>	<i>p</i> <sub>2</sub>	d	
42	10	12	



Outer page table has 2<sup>42</sup> entries or 2<sup>44</sup> bytes

- One solution is to add a 2<sup>nd</sup> outer page table
  - But in the following example the 2<sup>nd</sup> outer page table is still 2<sup>34</sup> bytes in size
  - And possibly 4 memory access to get to one physical memory location!

Full 64-bit physical memories not common yet Colorado State University

### **Three-level Paging Scheme**

outer page	inner page	offset
$p_1$	$p_2$	d
42	10	12

- Outer page table has 2<sup>42</sup> entries!
- Divide the outer page table into 2 levels
  - 4 memory accesses!

2nd outer page	outer page	inner page	offset
$p_1$	$p_2$	$p_3$	d
32	10	10	12


Colorado State University

### Hashed Page Tables

- Common in address spaces > 32 bits
- The virtual page number is hashed into a page table
  - This page table contains a chain of elements hashing to the same location
- Each element contains (1) the virtual page number (2) the value of the mapped page frame (3) a pointer to the next element
- Virtual page numbers are compared in this chain searching for a match
  - If a match is found, the corresponding physical frame is extracted
- Variation for 64-bit addresses is **clustered page tables** 
  - Similar to hashed but each entry refers to several pages (such as 16) rather than 1
  - Especially useful for sparse address spaces (where memory references are non-contiguous and scattered)



#### Hashed Page Table




This page table contains a chain of elements hashing to the same location. Each element contains (1) the virtual page number (2) the value of the mapped page frame (3) a pointer to the next element



#### **Inverted Page Table**

- Rather than each process having a page table and keeping track of all possible logical pages, track all physical pages
  - One entry for each real page of memory ("frame")
  - Entry consists of the virtual address of the page stored in that real memory location, with information about the process that owns that page



Search for pid, p, offset i is the physical frame address Note: multiple processes in memory



#### **Inverted Page Table**

- Decreases memory needed to store each page table, but increases time needed to search the table when a page reference occurs
- But how to implement shared memory?
  - One mapping of a virtual address to the shared physical address. Not possible.

Used in IA-64 ..



## **Segmentation Approach**

Memory-management scheme that supports user view of memory

- A program is a collection of segments
  - A segment is a logical unit such as:
    - main program
    - procedure, function, method
    - object
    - local variables, global variables
    - common block
    - stack, arrays, symbol table
- Segment table
  - Segment-table base register (STBR)
  - Segment-table length register (STLR)
- segments vary in length, can very dynamically
- Segments may be paged
- Used for x86-32 bit
- Origin of term "segmentation fault"

