

CS 370: OPERATING SYSTEMS

[MEMORY MANAGEMENT]

Paging without memory fragments

Divvy up the logical address into fixed sized chunks

Pages ... we'll call them

Do the same for physical memory

Frames ... we'll call those chunks

Frames cradle pages

takes a frame to hold a page

Pages from a process may

be scattered throughout memory

With paging, in physical memory's realm

No space goes waste

Shrideep Pallickara
Computer Science
Colorado State University

COMPUTER SCIENCE DEPARTMENT



COLORADO STATE UNIVERSITY

2

Frequently asked questions from the previous class survey

- ☐ Segmentation fault?
- ☐ Do memory gaps (i.e., external fragmentation) exist in segmentation?
- ☐ Internal fragmentation?
 - ☐ In segmentation?
 - ☐ How often?
- ☐ Segment table: How big?
- ☐ Could the MMU be a potential bottleneck?



COLORADO STATE UNIVERSITY

Professor: SHRIDEEP PALICKARA
COMPUTER SCIENCE DEPARTMENT

MEMORY MANAGEMENT

L21.3

3

Topics covered in this lecture

- Paging
- Translation look-aside buffers (TLB)
- Memory Protection in paged environments
- Shared Pages
- Page sizes



COLORADO STATE UNIVERSITY

Professor: SHRIDEEP PALICKARA
COMPUTER SCIENCE DEPARTMENT

MEMORY MANAGEMENT

L21.4

4

PAGING



5

The Paging memory management scheme

- Physical address space of process can be **non-contiguous**
- Solves problem of fitting variable-sized memory chunks to backing store
 - ▣ Backing store has fragmentation problem
 - Compaction is impossible



COLORADO STATE UNIVERSITY

Professor: SHRIDEEP PALICKARA
COMPUTER SCIENCE DEPARTMENT

MEMORY MANAGEMENT

L21.6

6

Basic method for implementing paging

- Break memory into **fixed-sized** blocks
 - ▣ Physical memory: **frames**
 - ▣ Logical memory: **pages**
- } Same size
- Backing store is also divided the same way



COLORADO STATE UNIVERSITY

Professor: SHRIDEEP PALICKARA
COMPUTER SCIENCE DEPARTMENT

MEMORY MANAGEMENT

L21.7

7

What will seem odd, and perhaps cool, about paging [1/2]

- While a program **thinks of its memory as linear** ...
 - ▢ It is usually **scattered** throughout physical memory in a kind of abstract mosaic
- The processor will execute one instruction after another using virtual addresses
 - ▢ The virtual addresses are still linear
 - ▢ However, an instruction located at the end of a page will be located in a **completely different region** of physical memory from the next instruction at start of another page



COLORADO STATE UNIVERSITY

Professor: SHRIDEEP PALICKARA
COMPUTER SCIENCE DEPARTMENT

MEMORY MANAGEMENT

L21.8

8

What will seem odd, and perhaps cool, about paging [2/2]

- Data structures appear to be contiguous using virtual addresses
 - ▢ But a large matrix is scattered across many physical page frames



COLORADO STATE UNIVERSITY

Professor: SHRIDEEP PALICKARA
COMPUTER SCIENCE DEPARTMENT

MEMORY MANAGEMENT

L21.9

9

Paging: Analogy

- Shuffling several decks of cards together
- A single process in its virtual address page sees the cards of a single deck in order
 - ▣ A different process sees a completely different deck, but it will also be in order
- In physical memory, however, the **decks of all processes** currently running will be **shuffled** together, apparently at random
- Page tables are the magician's assistant in locating cards from the shuffled decks



COLORADO STATE UNIVERSITY


Professor: SHRIDEEP PALICKARA
COMPUTER SCIENCE DEPARTMENT

MEMORY MANAGEMENT

L21.10


10

Paging: Logical and Physical Memory



0	1
1	4
2	3
3	7

Page Table



COLORADO STATE UNIVERSITY


Professor: SHRIDEEP PALICKARA
COMPUTER SCIENCE DEPARTMENT

MEMORY MANAGEMENT

L21.11

11


Paging Hardware: Performing address translation



12

Page size

- A **power of 2**
 - Typical sizes: 512 bytes – 16 MB
- Size of logical address: 2^m
- Page size: 2^n



13

Paging and Fragmentation

- **No external fragmentation**
 - ▣ Free frame available for allocation to other processes
- **Internal fragmentation possible**
 - ▣ *Last frame* may not be full
 - ▣ If process size is independent of page size
 - Internal fragmentation = $\frac{1}{2}$ page per process



COLORADO STATE UNIVERSITY

Professor: SHRIDEEP PALICKARA
COMPUTER SCIENCE DEPARTMENT

MEMORY MANAGEMENT

L21.14

14

Page sizes

- Processes, data sets, and memory have all grown over time
 - ▣ Page sizes have also increased
- Some CPUs/kernels support multiple page sizes



COLORADO STATE UNIVERSITY

Professor: SHRIDEEP PALICKARA
COMPUTER SCIENCE DEPARTMENT

MEMORY MANAGEMENT

L21.15

15

Paging: User program views memory as a single space

- Program is **scattered** throughout physical memory
- User view and physical memory **reconciled** by
 - ▣ Address-translation hardware
- Process has no way of addressing memory outside of its page table



COLORADO STATE UNIVERSITY

Professor: SHRIDEEP PALICKARA
COMPUTER SCIENCE DEPARTMENT

MEMORY MANAGEMENT

L21.16

16

OS manages the physical memory

- Maintains **frame-table**; one entry per frame
 - ▣ Free or allocated?
 - ▣ If allocated: Which page of which process
- Maintains a page table for **each process**
 - ▣ Used by CPU dispatcher to define hardware page table when process is CPU-bound
 - Paging increases context switching time



COLORADO STATE UNIVERSITY

Professor: SHRIDEEP PALICKARA
COMPUTER SCIENCE DEPARTMENT

MEMORY MANAGEMENT

L21.17

17

Example: 32-bit address space

- Page size = 4K
- Logical address = 0x23FA427
- What's the offset within the page?
 - ▣ 0x427
- What's the page number?
 - ▣ 0x23FA
- Page table entry maps 0x23FA to frame 0x12345 what is the physical memory address for the logical address?
 - ▣ 0x12345427



COLORADO STATE UNIVERSITY

Professor: SHRIDEEP PALICKARA
COMPUTER SCIENCE DEPARTMENT

MEMORY MANAGEMENT

L21.18

18

Example: 32-bit address space

- Page size = 1K
- Logical address = 0x23FA427
- What's the offset within the page?
 - ▣ ~~01~~ | 00 0010 0111
- What's the page number?
 - ▣ 0010 0011 1111 1010 01



COLORADO STATE UNIVERSITY

Professor: SHRIDEEP PALICKARA
COMPUTER SCIENCE DEPARTMENT

MEMORY MANAGEMENT

L21.19

19



20

The purpose of the page table is to map virtual pages onto physical frames

- Think of the page table as a **function**
 - ▣ Takes virtual page number as an argument
 - ▣ Produces physical frame number as result
- Virtual page field in virtual address replaced by frame field
 - ▣ Physical memory address



COLORADO STATE UNIVERSITY

Professor: SHRIDEEP PALICKARA
COMPUTER SCIENCE DEPARTMENT

MEMORY MANAGEMENT

L21.21

21

Two major issues facing page tables

- Can be **extremely large**
 - ▣ With a 4 KB page size, a 32-bit address space has 1 million pages
 - ▣ Also, each process has its own page table
- The **mapping must be fast**
 - ▣ Virtual-to-physical mapping must be done on *every memory reference*
 - ▣ Page table lookup should not be a bottleneck



COLORADO STATE UNIVERSITY

Professor: SHRIDEEP PALICKARA
COMPUTER SCIENCE DEPARTMENT

MEMORY MANAGEMENT

L21.22

22

Implementing the page table: Dedicated registers

- When a process is assigned the CPU, the dispatcher reloads these registers
- Feasible if the page table is **small**
 - ▣ However, for most contemporary systems page table entries are greater than 10^6



COLORADO STATE UNIVERSITY

Professor: SHRIDEEP PALICKARA
COMPUTER SCIENCE DEPARTMENT

MEMORY MANAGEMENT

L21.23

23

Implementing the page table in memory

- **Page table base register** (PTBR) points to page table
- 2 memory accesses for each access
 - ▣ One for the page-table entry
 - ▣ One for the byte



COLORADO STATE UNIVERSITY

Professor: SHRIDEEP PALICKARA
COMPUTER SCIENCE DEPARTMENT

MEMORY MANAGEMENT

L21.24

24

Process and its page table: When the page table entirely in memory?

- A **pointer** to the page table is stored in the *page table base register* (PTBR) in the PCB
 - ▣ Similar to the program counter
- Often there is also a register which tracks the number of entries in the page table
- Page table need not be memory resident when the process is swapped out
 - ▣ But *must be in memory when process is running*



COLORADO STATE UNIVERSITY

Professor: SHRIDEEP PALICKARA
COMPUTER SCIENCE DEPARTMENT

MEMORY MANAGEMENT

L21.25

25



TRANSLATION LOOK-ASIDE BUFFERS

Cash is king. — Pehr Gyllenhammar

COMPUTER SCIENCE DEPARTMENT



COLORADO STATE UNIVERSITY

26

Observation

- Most programs make a *large number of references to a small number of pages*
 - ▣ Not the other way around
- Only a small fraction of the page table entries are heavily read
 - ▣ Others are barely used at all



COLORADO STATE UNIVERSITY

Professor: SHRIDEEP PALICKARA
COMPUTER SCIENCE DEPARTMENT

MEMORY MANAGEMENT

L21.27

27

Translation look-aside buffer (TLB): Small, fast-lookup hardware cache

- Number of TLB entries is small (64 ~ 1024)
 - ▣ Contains few page-table entries
- Each entry of the TLB consists of 2 parts
 - ▣ A key and a value
- When the associative memory is presented with an item
 - ▣ Item is compared with all keys *simultaneously*



COLORADO STATE UNIVERSITY

Professor: SHRIDEEP PALICKARA
COMPUTER SCIENCE DEPARTMENT

MEMORY MANAGEMENT

L21.28

28

Using the TLB with page tables

[1 / 2]

- TLB contains only a **few** page table entries
- When a logical address is generated by the CPU, the page number is presented to the TLB
 - ▣ When frame number is found (**TLB hit**), use it to access memory
 - ▣ Usually just 10-20% longer than an unmapped memory reference



COLORADO STATE UNIVERSITY

Professor: SHRIDEEP PALICKARA
COMPUTER SCIENCE DEPARTMENT

MEMORY MANAGEMENT

L21.29

29

Using the TLB with page tables

[2/2]

- What if there is a **TLB miss**?
 - ▢ Memory reference to page table is made
 - ▢ Replacement policies for the TLB entries
- Some TLBs allow certain entries to be **wired down**
 - ▢ TLB entries for kernel code are wired down



COLORADO STATE UNIVERSITY


Professor: SHRIDEEP PALICKARA
COMPUTER SCIENCE DEPARTMENT

MEMORY MANAGEMENT

L21.30

30

Paging Hardware with a TLB



COLORADO STATE UNIVERSITY

Professor: SHRIDEEP PALICKARA
COMPUTER SCIENCE DEPARTMENT

MEMORY MANAGEMENT

L21.31

31

TLB and Address Space Identifiers (ASIDs)

- ASID uniquely **identifies** each process
 - ▣ Allows TLB to contain addresses from several different processes simultaneously
- When resolving page numbers
 - ▣ TLB ensures that ASIDs match
 - ▣ If not, it is treated as a TLB **miss**



COLORADO STATE UNIVERSITY

Professor: SHRIDEEP PALICKARA
COMPUTER SCIENCE DEPARTMENT

MEMORY MANAGEMENT

L21.32

32

Without ASIDs TLB must be flushed with every context switch

- Each process has its own page table
- Without flushing or ASIDs, TLB could include old entries
 - ▣ Valid virtual addresses
 - ▣ But **incorrect or invalid** physical addresses
 - From **previous** process



COLORADO STATE UNIVERSITY

Professor: SHRIDEEP PALICKARA
COMPUTER SCIENCE DEPARTMENT

MEMORY MANAGEMENT

L21.33

33

Effective memory access times

- 20 ns to search TLB
- 100 ns to access memory
- If page is in TLB: access time = $20 + 100 = 120$ ns
- If page is not in TLB:

$$20 + 100 + 100 = 220 \text{ ns}$$

Access TLB

Access memory to retrieve frame number



COLORADO STATE UNIVERSITY

Professor: SHRIDEEP PALICKARA
COMPUTER SCIENCE DEPARTMENT

MEMORY MANAGEMENT

L21.34

34

Effective access times with different hit ratios

- 80%
 $= 0.80 \times 120 + 0.20 \times 220 = 140$ ns
- 98%
 $= 0.98 \times 120 + 0.02 \times 220 = 122$ ns
- When hit rate increases from 80% to 98%
 - ▣ Results in ~13% reduction in access time



COLORADO STATE UNIVERSITY

Professor: SHRIDEEP PALICKARA
COMPUTER SCIENCE DEPARTMENT

MEMORY MANAGEMENT

L21.35

35

TLB in modern, practical settings

- Hit time: 0.5 – 1 nanoseconds
- Miss penalty: 10 – 100 clock cycles
- Miss rate: 0.01 – 1%



COLORADO STATE UNIVERSITY

Professor: SHRIDEEP PALICKARA
COMPUTER SCIENCE DEPARTMENT

MEMORY MANAGEMENT

L21.36

36



**MEMORY PROTECTION
IN PAGED
ENVIRONMENTS**

37

Protection bits are associated with each frame

- Kept in the page table
 - Bits can indicate
 - ▣ Read-write, read-only, execute
 - ▣ Illegal accesses can be trapped by the OS
- Valid-invalid bit
 - ▣ Indicates if page is in the process's logical address space



COLORADO STATE UNIVERSITY


Professor: SHRIDEEP PALICKARA
 COMPUTER SCIENCE DEPARTMENT

MEMORY MANAGEMENT

L21.38

38

Protection Bits: Page size=2K; Logical address space = 16K



COLORADO STATE UNIVERSITY

Professor: SHRIDEEP PALICKARA
 COMPUTER SCIENCE DEPARTMENT

MEMORY MANAGEMENT

L21.39

39




40

Reentrant Code

[1/2]

- A computer program or subroutine is called **reentrant** if:
 - ▣ It can be *interrupted* in the middle of its execution and
 - ▣ Then safely called again ("re-entered") *before* its previous invocations complete execution

COLORADO STATE UNIVERSITYProfessor: SHRIDEEP PALICKARA
COMPUTER SCIENCE DEPARTMENTMEMORY MANAGEMENTL21.41

41

Reentrant Code

[2/2]

- **Non-self-modifying**
 - ▣ Does not change during execution
- Two or more processes can:
 - ① Execute same code at same time
 - ② Will have different data
- Each process has:
 - ▣ Copy of registers and data storage to hold the data



COLORADO STATE UNIVERSITY

Professor: SHRIDEEP PALICKARA
COMPUTER SCIENCE DEPARTMENT

MEMORY MANAGEMENT

L21.42

42

Shared Pages

- System with N users
 - ▣ Each user runs a text editing program
- Text editing program
 - ▣ 150 KB of code
 - ▣ 50 KB of data space
- 40 users
 - ▣ Without sharing: 8000 KB space needed
 - ▣ With sharing : $150 + 40 \times 50 = 2150$ KB needed




COLORADO STATE UNIVERSITY

Professor: SHRIDEEP PALICKARA
COMPUTER SCIENCE DEPARTMENT

MEMORY MANAGEMENT

L21.43

43




44

Shared Paging

- Other heavily used programs can be shared
 - ▣ Compilers, runtime libraries, database systems, etc.
- To be shareable:
 - ① Code must be *reentrant*
 - ② The *OS must enforce read-only* nature of the shared code

COLORADO STATE UNIVERSITY | Professor: SHRIDEEP PALICKARA | COMPUTER SCIENCE DEPARTMENT | MEMORY MANAGEMENT | L21.45

45



46

Paging and page sizes

- On average, $\frac{1}{2}$ of the final page is empty
 - ▣ Internal fragmentation: wasted space
- With n processes in memory, and a page size p
 - ▣ Total $np/2$ bytes of internal fragmentation
- **Greater page size = Greater fragmentation**



COLORADO STATE UNIVERSITY

Professor: SHRIDEEP PALICKARA
COMPUTER SCIENCE DEPARTMENT

MEMORY MANAGEMENT

L21.47

47

But having small pages is not necessarily efficient

- Small pages mean programs need more pages
 - ▣ **Larger** page tables
 - ▣ 32 KB program needs
 - 4 8-KB pages, but 64 512-byte pages
- **Context switches** can be *more expensive* with small pages
 - ▣ Need to reload the page table



COLORADO STATE UNIVERSITY

Professor: SHRIDEEP PALICKARA
COMPUTER SCIENCE DEPARTMENT

MEMORY MANAGEMENT

L21.48

48

Transfers to-and-from disk are a page at a time

- Primary Overheads: Seek and rotational delays
- Transferring a small page almost as expensive as transferring a big page
 - $64 \times 15 = 960$ msec to load 64 512-bytes pages
 - $4 \times 25 = 100$ msec to load 4 8KB pages
- Here, **large** pages make sense



COLORADO STATE UNIVERSITY

Professor: SHRIDEEP PALICKARA
COMPUTER SCIENCE DEPARTMENT

MEMORY MANAGEMENT

L21.49

49

Overheads in paging: Page table and internal fragmentation

- Average process size = s
- Page size = p
- Size of each page entry = e
- Pages per process = s/p
 - se/p : Total page table space

□ Total Overhead = $se/p + p/2$

Page table overhead Internal fragmentation loss



COLORADO STATE UNIVERSITY

Professor: SHRIDEEP PALICKARA
COMPUTER SCIENCE DEPARTMENT

MEMORY MANAGEMENT

L21.50

50

Looking at the overhead a little closer

□ Total Overhead = $se/p + p/2$

Increases if p is small Increases if p is large

- Optimum is somewhere *in between*
- First derivative with respect to p
 $-se/p^2 + 1/2 = 0$ i.e. $p^2 = 2se$
 $p = \sqrt{2se}$



COLORADO STATE UNIVERSITY

Professor: SHRIDEEP PALICKARA
COMPUTER SCIENCE DEPARTMENT

MEMORY MANAGEMENT

L21.51

51

Optimal page size: Considering only page size and internal fragmentation

- $p = \sqrt{2se}$
- $s = 128\text{KB}$ and $e=8$ bytes per entry
- Optimal page size = 1448 bytes
 - ▣ In practice we will never use 1448 bytes
 - ▣ Instead, either 1K or 2K would be used
 - Why? Pages sizes are in powers of 2 i.e. 2^x
 - Deriving offsets and page numbers is also easier



COLORADO STATE UNIVERSITY

Professor: SHRIDEEP PALICKARA
COMPUTER SCIENCE DEPARTMENT

MEMORY MANAGEMENT

L21.52

52

Pages sizes and size of physical memory

- As physical memories get bigger, page sizes get larger as well
 - ▣ Though *not linearly*
- Quadrupling physical memory size rarely even doubles page size



COLORADO STATE UNIVERSITY

Professor: SHRIDEEP PALICKARA
COMPUTER SCIENCE DEPARTMENT

MEMORY MANAGEMENT

L21.53

53

The contents of this slide-set are based on the following references

- *Avi Silberschatz, Peter Galvin, Greg Gagne. Operating Systems Concepts, 9th edition. John Wiley & Sons, Inc. ISBN-13: 978-1118063330. [Chapter 8]*
- *Andrew S Tanenbaum. Modern Operating Systems. 4th Edition, 2014. Prentice Hall. ISBN: 013359162X/ 978-0133591620. [Chapter 3]*
- *Thomas Anderson and Michael Dahlin. Operating Systems Principles and Practice. 2nd Edition. Recursive Books. ISBN: 978-0985673529. [Chapter 8]*



COLORADO STATE UNIVERSITY

Professor: SHRIDEEP PALICKARA
COMPUTER SCIENCE DEPARTMENT

MEMORY MANAGEMENT

L21.54