



Digital Systems: overview

- Building blocks
- Combinational design & analysis
- Untestable faults
 - some faults are untestable due to redundancy
- Storage elements
- Finite state machines: sequential circuits
- Testing a block
 - How can a combinational of sequancial block be exercised to test for potential faults?

This is largely a review, but there are some new concepts in it.



Digital Systems: Overview

- Building block hierarchy
 - -Subsystems (processors etc)
 - -Combinational blocks, registers
 - -Gates, storage elements
 - -Switches (transistors)
- •Blocks can be
 - -Combinational (no memory)
 - -Sequential (with states)



Combinational Blocks

Boolean functions without storage capability





January 21, 2021

Fault Tolerant Computing ©Y.K. Malaiya

Circuit Minimization using Boolean Algebra

- Boolean logic lets us reduce the circuit
 - X = A'B'C' + A'BC' + ABC' + ABC =
 - = A'C' + AB
 - Y = A'B'C + A'BC + AB'C + ABC= A'C+AC = C



Α	В	С	X	Υ
0	0	0	1	0
0	0	1	0	1
0	1	0	1	0
0	1	1	0	1
1	0	0	0	0
1	0	1	0	1
1	1	0	1	0
1	1	1	1	1

Try with Logisim!

Karnaugh maps to minimize literals

Based on set-theory

- Visual representation of algebraic functions
- Allow algorithmic minimization of boolean functions in sum-of-products form
- "adjacent" terms can be combined.
 - Adjacent: differ in one variable, complemented in one, not complemented in the other.

Example:

- ABC+ABC' = AB(C+C')=AB
- Thus ABC and ABC' are two pieces of AB.

Combining Minterms

- For n-variables, there are 2ⁿ minterms, corresponding to each row of truth table.
- Some of them can be combined into groups of 2, (or 4 or 8 ..) to simplify the function.



Karnaugh Maps

Visual representation of algebraic functions to make it easy to spot "adjacent" minterms"

- Columns arranged so that *adjacent terms* are visually adjacent.
- Identify groups of 2, 4, 8 etc. terms that can be combined.
- All 1's must be covered.
- A 1 can be used more than once, if needed.
- Sometimes the solution is not unique
- Next: maps for X(A,B,C) and Y(A,B,C)

Α	В	C	Χ	Υ
0	0	0	1	0
0	0	1	0	1
0	1	0	1	0
0	1	1	0	1
1	0	0	0	0
1	0	1	0	1
1	1	0	1	0
1	1	1	1	1



Karnaugh Maps: Visualization of algebra



Karnaugh Maps: Visualization of algebra



- X: A'B'C'+A'BC' = A'C'; ABC+ABC' = AB
- Y: A'B'C+A'BC+AB'C+ABC= A'C+AC = C

Thus minimized function is

9

$$X = A'C' + AB \qquad Y = C$$

Colorado State



4-variable Kmaps / Design



006300

F(A,B,C,D)=B'D'+A'BC'D



Combinational Example

x1	x2	x 3	f
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0



• • • • • • • •

F=x1'x2 + x1x3'

Implementation B

F=x1'x2 + x1x3' + x2x3'

Note that the x2x3' term is redundant.

Here a prime indicates complement.



redundant

A stuck-at-0 fault makes the line always stay at 0 regardless of what it is supposed to be.



Fault Tolerant Computing ©Y.K. Malaiya

Special Considerations

- In a redundant design, a fault may be undetectable.
- Undetectable faults are a major problem in testing.

Fan-out: one output feeding multiple inputs.

Reconvergent fan-out





Reconvergent fan-out can lead to problen in testing, as we will see later.



in software

also

Storage Elements

- Synchronized by *clock* or *write* signals
- Construction: static (flip-flop), dynamic (capacitative, need refreshing)
- Functional: single input (D-type), double input
- Timing: rising or falling edge triggered
 Pulse type etc
- Significant instants:
 - when input is sampled
 - when outputs are influenced



Ex: Rising Edge D flipflop



During sampling input must remain stable

Q

January 21, 2021

Stores 1

Fault Tolerant Computing ©Y.K. Malaiya

Sequential Circuits are Finite State Machines(FSMs)



state

- Next state = N(state,input)
- Output = Z(state,input)



FSM Description



Digital System with functional blocks

- Ex: a microprocessor
- **Blocks** are
- Paths
 - Signals, buses, nets
- Combinationals
 - Random logic, PLA, ROM
- Sequential
 - Flipflps, registers, memory arrays
 - Finite state machines (control part)
- System design objectives
 - functionality, reliability, peformence



Exercising a block

- Combinational blocks: a *test-vector* (or pattern) applied at a time for testing.
 - Exception: when testing for delay faults
- Sequential: a *test-sequence* (a sequence iof input vectors) at a time with proper initialization.





- See any Logic Design text-book for combinational and sequential circuits and Karnaugh Maps. For example: Computer System Architecture by Morris Mano.
- Karnaugh Maps: <u>http://web.archive.org/web/20080819230843/http://www.cs.usm.maine.edu/~welty/karnaugh.htm</u>
- Design for Testability in Digital Integrated circuits, Bob Strunz, Colin Flanagan, Tim Hall, Article, locally available at http://www.cs.colostate.edu/~cs530/digital_testing.pdf

